

Organization

TC1700

REIMSEN

Bldg/Room

United States Patent and Trademark Office

P.O. Box 1450

Alexandria, VA 22313-1450


Undeliverable Return in Ten Days

OFFICIAL BUSINESS
PENALTY FOR PRIVATE USE

AN EQUAL OPPORTUNITY I

UTTF

FOE



UNDELIVERABLE
AS ADDRESSED

RECEIVED

APR 12 2010

USPTO MAIL CENTER



PRIORITY[®]
MAIL



UNITED STATES POSTAL SERVICE

Visit us at usps.com



UNITED STATES PATENT AND TRADEMARK OFFICE



UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/538,402	07/21/2006	Hui Wang	495152002400	3574

Hui "David" Wang, President
ACM RESEARCH, INC.
4378 Enterprise Street
Fremont, CA 94538

7590 04/05/2010

EXAMINER	
RIPA, BRYAN D	

ART UNIT	PAPER NUMBER
1795	

MAIL DATE	DELIVERY MODE
04/05/2010	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.



Office Action Summary

Application No.

10/538,402

Applicant(s)

WANG ET AL.

Examiner

BRYAN D. RIPA

Art Unit

1795

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☐ Responsive to communication(s) filed on ____.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-33 is/are pending in the application.
- 4a) Of the above claim(s) ____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) ____ is/are allowed.
- 6) ☒ Claim(s) 1-33 is/are rejected.
- 7) ☐ Claim(s) ____ is/are objected to.
- 8) ☐ Claim(s) ____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 09 June 2005 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.
- Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
- Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
- ☐ Certified copies of the priority documents have been received.
 - ☐ Certified copies of the priority documents have been received in Application No. ____.
 - ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413) |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | Paper No(s)/Mail Date. ____. |
| 3) <input checked="" type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08) | 5) <input type="checkbox"/> Notice of Informal Patent Application |
| Paper No(s)/Mail Date <u>9/6/06</u> . | 6) <input type="checkbox"/> Other: ____. |

DETAILED ACTION

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

The factual inquiries set forth in *Graham v. John Deere Co.*, 383 U.S. 1, 148 USPQ 459 (1966), that are applied for establishing a background for determining obviousness under 35 U.S.C. 103(a) are summarized as follows:

1. Determining the scope and contents of the prior art.
2. Ascertaining the differences between the prior art and the claims at issue.
3. Resolving the level of ordinary skill in the pertinent art.
4. Considering objective evidence present in the application indicating obviousness or nonobviousness.


This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).

Art Unit: 1795

1. Claims 1-33 are rejected under 35 U.S.C. 103(a) as being unpatentable over Wang (W.I.P.O. Pub. No. 99/41434A2) (hereinafter referred to as "WANG") in view of Mizutani (U.S. Pat. No. 5,721,605) (hereinafter referred to as "MIZUTANI") with evidence from Pasciak (U.S. Pat. No. 4,808,000) (hereinafter referred to as "PASCIAK") and Batz et al., (W.I.P.O. Pub. No. 99/17344A1) (hereinafter referred to as "BATZ").

Regarding claim 1, WANG teaches an apparatus for electropolishing and/or electroplating metal layers on a semiconductor wafer the apparatus comprising:


- a receptacle having a plurality of section walls (see figure 3b below showing a cup-type receptacle having a plurality of section walls; see also page 27 line 26- page 28 line 16); and
- a wafer chuck configured to hold the semiconductor wafer and to position the semiconductor wafer within the receptacle with a surface of the semiconductor wafer adjacent to top portions of the plurality of section walls (see 29 below).



Art Unit: 1795

WANG fails to explicitly teach there being a plurality of sensors configured to measure alignment between a center of one of the plurality of section walls and a center of the wafer chuck.

MIZUTANI, however, teaches the use of sensors to measure alignment of a wafer holder having a wafer disposed within it and an exposure apparatus (see laser interferometer 8 in figure 1 below; see also col. 3 lines 51-58).



Additionally, as evidenced by PASCIAK, the use of sensors for measuring the alignment and positioning of desired components is known in the art (see figures 1 and 2 and col. 2 lines 24-49; col. 3 line 9-col. 4 line 19 teaching generally the idea of using light sensors to align a tool and the workpiece so as to position the tool at an exact

Art Unit: 1795

location). Also, as evidenced by BATZ, the use of a position sensor to provide position information regarding the position of a wafer chuck in an electroplating apparatus is known in the art (see generally page 6; see also page 8 lines 9-15 teaching the electroplating apparatus having a sensor for detecting the vertical position of the wafer chuck in relation to the top of the receptacle containing the electrolyte solution).

Furthermore, although MIZUTANI teaches alignment of the wafer holder to an exposure apparatus, one of ordinary skill in the art would have readily appreciated that the sensors used to measure the alignment of the wafer holder could also be applied to other semiconductor processes in which alignment of the wafer with another object would be necessary. Additionally, MIZUTANI teaches the application of the aligning device in other applications besides the specific embodiment disclosed using an exposure apparatus (see col. 1 lines 8-14).

Moreover, based on the disclosure of WANG, one of ordinary skill in the art would have readily appreciated the need for accurate alignment between the receptacle and the wafer chuck since both the current and the flow of electrolyte by the plating system was specifically calculated based on the area of the substrate exposed to the particular area above the receptacle (see page 29 lines 16-23). It would have been readily obvious that any variation in the alignment could potentially result in the altering of the estimated area to be treated as well as causing the treatment of the substrate to occur in areas not contemplated originally due to the initial assumption of alignment of the wafer chuck and receptacle.

Consequently, in order to further improve quality assurance and control, one of ordinary skill in the art would have readily appreciated the benefit of having sensors like that employed by MIZUTANI, in the electroplating apparatus of WANG in order to facilitate improved alignment between the wafer chuck and the receptacle.

Furthermore, one of ordinary skill in the art would also have been motivated to add alignment sensors, like that employed by MIZUTANI, to the apparatus of WANG in order to achieve better plating performance through the increased process control achievable by the improved alignment.

Therefore, it would have been obvious to one of ordinary skill in the art at the time of invention to incorporate a plurality of sensors configured to measure alignment as claimed in the electroplating apparatus of WANG.

Regarding claims 2 and 3, WANG as modified by MIZUTANI does not explicitly teach the tolerance being within the ranges as claimed. However, it would have been obvious to want to maximize the alignment to the greatest extent possible, i.e. minimize the tolerance. Consequently, it would have been readily obvious to one of ordinary skill in the art using the light sensors to minimize variances in the alignment of the workpiece and the receptacle to within the claimed ranges.

Regarding claim 4, WANG teaches the apparatus for electropolishing and/or electroplating metal layers on a semiconductor wafer wherein the plurality of section walls are cylindrical and concentric (see figure 3b above).

Art Unit: 1795

Regarding claims 5-13, WANG as modified by MIZUTANI does not explicitly teach the placement of the sensors as claimed. However, it would have been readily obvious to one of ordinary skill in the art to place the sensors in proximity to each other in such a way so as to be able to effectively function to align the wafer chuck and the receptacle. As a result one of ordinary skill would have recognized the need to place the sensors on both the receptacle and the wafer chuck at the various locations to achieve that result.

Consequently, the limitations of claims 5-13 as to the location of the placement of the sensors would have been readily obvious to one of ordinary skill in the art given the working requirements of the sensors and their intended purpose.

Regarding claim 14, WANG as modified by MIZUTANI teaches the apparatus for electropolishing and/or electroplating metal layers on a semiconductor wafer wherein the first plurality of sensors includes optical reflectivity sensors (see MIZUTANI col. 3 lines 51-54 teaching the use of a laser interferometer as the position sensor; see also col. 1 lines 41-45 teaching the use of a laser step alignment sensor which measures alignment by reflectivity as claimed). Furthermore, it would have been obvious that other types of optical sensors, such as the laser step alignment sensor, could be used in order to provide the necessary alignment of the wafer chuck and receptacle in the electroplating apparatus of WANG.

Regarding claims 15 and 18, WANG as modified by MIZUTANI does not explicitly teach the sensors being used to configure the vertical position of the wafer chuck relative to the receptacle. However, as evidenced by BATZ, the use of a position sensor or monitoring means for detecting and sensing the vertical position of the wafer chuck in relation to the receptacle containing the electrolyte bath solution is known in the art (see BATZ at page 8 lines 9-15 teaching the electroplating apparatus having a sensor for detecting the vertical position of the wafer chuck in relation to the top of the receptacle containing the electrolyte solution).

Moreover, as in WANG, where the vertical position of the wafer chuck in relation to the receptacle is critical to know to ensure proper contact with the plating solution one of ordinary skill in the art would have readily appreciated the benefit of having sensors disposed within the apparatus for this function. Furthermore, one of ordinary skill in the art would have been motivated to include sensors for determining the vertical position since it would enable the device to be used for some of the more complicated plating protocols wherein in order to achieve a more uniform plating profile only a certain portion of the wafer is plated in order to compensate for variations in the normal plating process.

Therefore, it would have been obvious to one of ordinary skill in the art at the time of invention to include a second plurality of sensors configured to measure the vertical gap between the wafer chuck and the receptacle as claimed.

Art Unit: 1795

Regarding claims 16 and 17, WANG fails to explicitly teach the apparatus for electropolishing and/or electroplating metal layers on a semiconductor wafer wherein the gap between the semiconductor wafer and the top portion of the plurality of section walls is between a range of 0.5 millimeters to 10 millimeters and further 5 millimeters. However, WANG does teach an embodiment where the gap between the wafer and the anode is around 5 mm (see page 45 lines 1-2 teaching the gap being between 0.1 mm and 5 mm).

Furthermore, it would have been within the capability of one having ordinary skill in the art through routine experiment to come to an optimum distance between the top of the receptacle and the semiconductor wafer so as to provide for a complete coverage of the wafer with electrolyte while still providing sufficient room for the electrolyte to evenly flow towards the outer cylindrical walls without generating excessive turbulent flow which could act to create localized areas of high and low plating.

Regarding claim 19, see the discussion above with respect to claim 14.

Regarding claims 20 and 21, see the discussion above with respect to the rejection of claim 1.

Regarding claims 22, 25 and 26, see the discussion above with respect to the rejection of claims 5-13.

Regarding claims 23 and 27, see the discussion above with respect to the rejection of claim 1. Additionally, it would have been readily obvious that in order to provide for the proper alignment of the wafer chuck in relation to the position of the receptacle that there would need to be a pair of sensors positioned 90 degrees from each other in order to provide for alignment along the x and y planes using the axis as set forth in figure 3b of WANG. As a result, for at least the reasons as listed previously with respect to the rejection of claim 1, it would also have been further obvious to provide for sensor pairs as claimed.

Regarding claim 28, WANG as modified by MIZUTANI teaches a method of electropolishing and/or electroplating metal layers on a semiconductor wafer, the method comprising:

- positioning a wafer chuck holding a semiconductor wafer within a receptacle having a plurality of section walls, wherein a surface of the semiconductor wafer to be electropolished or electroplated is positioned adjacent to top portions of the plurality of section walls (see wafer chuck 29 and figure 3b above showing a cup-type receptacle having a plurality of section walls; see also page 27 line 26-page 28 line 16).

WANG fails to teach measuring alignment between a center of one of the plurality of section walls to a center of the wafer chuck using a first plurality of sensors.

Art Unit: 1795

MIZUTANI, however, teaches the use of sensors to measure alignment of a wafer holder having a wafer disposed within it and an exposure apparatus (see laser interferometer 8 in figure 1 above; see also col. 3 lines 51-58).

Additionally, as evidenced by PASCIAK, the use of sensors for measuring the alignment and positioning of desired components is known in the art (see figures 1 and 2 and col. 2 lines 24-49; col. 3 line 9-col. 4 line 19 teaching generally the idea of using light sensors to align a tool and the workpiece so as to position the tool at an exact location). Also, as evidenced by BATZ, the use of a position sensor to provide position information regarding the position of a wafer chuck in an electroplating apparatus is known in the art (see generally page 6; see also page 8 lines 9-15 teaching the electroplating apparatus having a sensor for detecting the vertical position of the wafer chuck in relation to the top of the receptacle containing the electrolyte solution).

Furthermore, although MIZUTANI teaches alignment of the wafer holder to an exposure apparatus, one of ordinary skill in the art would have readily appreciated that the sensors used to measure the alignment of the wafer holder could also be applied to other semiconductor processes in which alignment of the wafer with another object would be necessary. Additionally, MIZUTANI teaches the application of the aligning device in other applications besides the specific embodiment disclosed using an exposure apparatus (see col. 1 lines 8-14).

Moreover, based on the disclosure of WANG, one of ordinary skill in the art would have readily appreciated the need of accurate alignment between the receptacle and the wafer chuck since the both the current and the flow of electrolyte by the plating

Art Unit: 1795

system was specifically calculated based on the area of the substrate exposed to the particular area above the receptacle (see page 29 lines 16-23). It would have been readily obvious that any variation in the alignment could potentially result in the altering of the estimated area to be treated as well as causing the treatment of the substrate to occur in areas not contemplated originally due to the initial assumption of alignment of the wafer chuck and receptacle.

Consequently, in order to further improve quality assurance and control, one of ordinary skill in the art would have readily appreciated the benefit in having sensors like that employed by MIZUTANI, in the electroplating method of WANG in order to facilitate improved alignment between the wafer chuck and the receptacle. Furthermore, one of ordinary skill in the art would also have been motivated to add alignment sensors, like that employed by MIZUTANI, for use in the method of WANG in order to achieve better plating performance through the increased process control achievable by the improved alignment.

Therefore, it would have been obvious to one of ordinary skill in the art at the time of invention to incorporate a plurality of sensors configured to measure alignment of the electroplating apparatus of WANG for use in the electroplating method as claimed.

Regarding claims 29-33, see the discussion above with respect to the rejection of claims 5-13 as to the placement of the sensor pairs. Furthermore, with respect to the limitations regarding the measuring steps, it is implicit in the prior art teachings

Art Unit: 1795

regarding the aligning of two objects that one would measure the space or gap at two points within the area to be aligned and then adjust the alignment according to the two measurements. As such, it would have been obvious to one of ordinary skill in the art at the time of invention to have two measuring steps followed by an alignment step as claimed for each of the various configurations.

Conclusion

The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

- 1) Van Der Muehlen et al., (U.S. Pat. No. 6,489,626) (hereinafter referred to as "MUEHLEN") teaching the use of a light sensor for detecting the position of a wafer (see col. 4 lines 20-46).
- 2) Volovich (U.S. Pat. No. 5,238,354) (hereinafter referred to as "VOLOVICH") teaching the use of a light sensor for detecting the position of a wafer (see col. 3 lines 35-44).
- 3) Zheng et al., (U.S. Pat. No. 6,911,136) (hereinafter referred to as "ZHENG") teaching the use of a sensor to detect the position of a wafer in an electroplating process (see col. 4 lines 15-21).
- 4) Hunter (U.S. Pat. No. 6,244,121) (hereinafter referred to as "HUNTER") teaching the use of a laser to detect alignment of a wafer by measuring the distance at various points (see col. 3 line 58-col. 4 line 6).

Art Unit: 1795

Any inquiry concerning this communication or earlier communications from the examiner should be directed to BRYAN D. RIPA whose telephone number is 571-270-7875. The examiner can normally be reached on Monday to Friday, 9:00 AM to 5:00 PM EST.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Alexa Neckel can be reached on 571-272-1446. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/Harry D Wilkins, III/
Primary Examiner, Art Unit 1795

/B. D. R./
Examiner, Art Unit 1795

Receipt date: 09/06/2006

SEP. 6. 2006 8:21AM

MOFO 28TH FL

10538402 - GAU: 1795

NO. 978 P. 6

RECEIVED
CENTRAL FAX CENTER

SEP 06 2006

ALTERNATIVE TO PTO/88/0831b (07-05)

Substitute for form 1449/PTO INFORMATION DISCLOSURE STATEMENT BY APPLICANT (Use as many sheets as necessary)				Complete if Known	
				Application Number	10/538,402
				Filing Date	December 8, 2003
				First Named Inventor	Hui WANG
				Art Unit	Not Yet Assigned
				Examiner Name	Not Yet Assigned
				Attorney Docket Number	495152002400
Sheet	1	of	1		

U.S. PATENT DOCUMENTS					
Examiner Initials ²	Cite No. ¹	Document Number Number-Kind Code ³ (if known)	Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear
	1.	US-6,248,222	06-19-2001	Wang	
	2.	US-6,391,166	05-21-2002	Wang	
	3.	US-6,395,152	05-28-2002	Wang	
	4.	US-6,440,295	08-27-2002	Wang	

FOREIGN PATENT DOCUMENTS							
Examiner Initials ²	Cite No. ¹	Foreign Patent Document		Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document	Pages, Columns, Lines, Where Relevant Passages or Relevant Figure Appear	T ³
		Country Code ³ -Number ⁴ -Kind Code ⁵ (if known)					

²EXAMINER: Initial if information considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant. ¹Applicant's unique citation designation number (optional). ³See Kind Code of USPTO Patent Documents at www.uspto.gov or MPEP 901.04. ⁴Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). ⁵For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. ⁶Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. ⁷Applicant is to place a check mark here if English language Translation is attached.

NON PATENT LITERATURE DOCUMENTS			
Examiner Initials ²	Cite No. ¹	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T ⁶

²EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

¹Applicant's unique citation designation number (optional). ⁶Applicant is to place a check mark here if English language Translation is attached.

Examiner Signature	/Bryan Ripa/	Date Consolidated	03/02/2010
--------------------	--------------	-------------------	------------

8f-2179005

PAGE 6/6 * RCVD AT 9/6/2006 11:18:32 AM [Eastern Daylight Time] * SVR:USPTO-EFXRF-1/10 * DNIS:2738300 * CSID:415 2687522 * DURATION (mm-ss):02-08

ALL REFERENCES CONSIDERED EXCEPT WHERE LINED THROUGH. /B.R./

Notice of References Cited	Application/Control No. 10/538,402	Applicant(s)/Patent Under Reexamination WANG ET AL.	
	Examiner BRYAN D. RIPA	Art Unit 1795	Page 1 of 1

U.S. PATENT DOCUMENTS					
*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
*	A	US-5,721,605	02-1998	Mizutani, Shinji	355/53
*	B	US-4,808,000	02-1989	Pasciak, Robert L.	356/621
*	C	US-6,489,626	12-2002	van der Muehlen et al.	250/559.29
*	D	US-5,238,354	08-1993	Volovich, Vladimir W. R.	414/779
*	E	US-6,911,136	06-2005	Zheng et al.	205/82
*	F	US-6,244,121	06-2001	Hunter, Reginald	73/865.9
	G	US-			
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

FOREIGN PATENT DOCUMENTS						
*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N	WO 9941434 A2	08-1999	World Intellect	WANG, HUI	
	O	WO 9917344 A1	04-1999	World Intellect	BATZ et al.	
	P					
	Q					
	R					
	S					
	T					

NON-PATENT DOCUMENTS		
*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	
	V	
	W	
	X	

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

<p>(51) International Patent Classification ⁶ : H01L 21/00, C25D 21/12</p>	<p>A1</p>	<p>(11) International Publication Number: WO 99/17344</p> <p>(43) International Publication Date: 8 April 1999 (08.04.99)</p>
<p>(21) International Application Number: PCT/US98/20743</p> <p>(22) International Filing Date: 30 September 1998 (30.09.98)</p> <p>(30) Priority Data: 08/940,517 30 September 1997 (30.09.97) US 08/940,523 30 September 1997 (30.09.97) US</p> <p>(71) Applicant (for all designated States except US): SEMITOOL, INC. [-/US]; 655 West Reserve Drive, Kalispell, MT 59901 (US).</p> <p>(72) Inventors; and (75) Inventors/Applicants (for US only): BATZ, Robert, W., Jr. [US/US]; P.O. Box 7753, Kalispell, MT 59904 (US). BLACKBURN, Reed, A. [US/US]; 5650 Farm to Market Road, Whitefish, MT 59937 (US). KELLY, Steven, E. [US/US]; 1810 Holt Stage, Kalispell, MT 59901 (US). DOOLITTLE, James, W. [US/US]; 475 Bootjack Lake Road, Whitefish, MT 59937 (US).</p> <p>(74) Agent: POLIT, Robert, B.; Rockey, Milnamow & Katz, Ltd., Suite 4700, Two Prudential Plaza, Chicago, IL 60601 (US).</p>		<p>(81) Designated States: AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CU, CZ, DE, DK, EE, ES, FI, GB, GE, GH, GM, HR, HU, ID, IL, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, UA, UG, US, UZ, VN, YU, ZW, ARIPO patent (GH, GM, KE, LS, MW, SD, SZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).</p> <p>Published <i>With international search report.</i></p>
<p>(54) Title: APPARATUS AND METHODS FOR CONTROLLING WORKPIECE SURFACE EXPOSURE TO PROCESSING LIQUIDS DURING THE FABRICATION OF MICROELECTRONIC COMPONENTS</p> <div data-bbox="410 1593 1729 2193"> </div> <p>(57) Abstract</p> <p>An apparatus (10) for use in processing a workpiece (W) to fabricate a microelectronic component is set forth. The apparatus comprises a process container (14) having a process fluid (38) therein for processing the workpiece and a workpiece holder (16) configured to hold the workpiece. A position sensor is employed to provide position information indicative of the spacing between a surface (S1) of the workpiece and a surface (39) of the process fluid. A drive system provides relative movement between the surface of the workpiece and the surface of the process fluid in response to the position information. Preferably, the relative movement provided by the drive system comprises a first motion that causes the surface of the workpiece to contact the surface of the process fluid, and a second motion opposite the direction all of and following the first to generate and maintain a column of process fluid between the surface of the process fluid and the surface of the workpiece. In one embodiment, the apparatus is configured to electroplate a material onto the surface of the workpiece.</p>		

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	SN	Senegal
AU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
AZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav Republic of Macedonia	TM	Turkmenistan
BF	Burkina Faso	GR	Greece	ML	Mali	TR	Turkey
BG	Bulgaria	HU	Hungary	MN	Mongolia	TT	Trinidad and Tobago
BJ	Benin	IE	Ireland	MR	Mauritania	UA	Ukraine
BR	Brazil	IL	Israel	MW	Malawi	UG	Uganda
BY	Belarus	IS	Iceland	MX	Mexico	US	United States of America
CA	Canada	IT	Italy	NE	Niger	UZ	Uzbekistan
CF	Central African Republic	JP	Japan	NL	Netherlands	VN	Viet Nam
CG	Congo	KE	Kenya	NO	Norway	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NZ	New Zealand	ZW	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's Republic of Korea	PL	Poland		
CM	Cameroon	KR	Republic of Korea	PT	Portugal		
CN	China	KZ	Kazakhstan	RO	Romania		
CU	Cuba	LC	Saint Lucia	RU	Russian Federation		
CZ	Czech Republic	LI	Liechtenstein	SD	Sudan		
DE	Germany	LK	Sri Lanka	SE	Sweden		
DK	Denmark	LR	Liberia	SG	Singapore		
EE	Estonia						

- 1 -

TITLE OF THE INVENTION

5 APPARATUS AND METHODS FOR CONTROLLING WORKPIECE
SURFACE EXPOSURE TO PROCESSING LIQUIDS DURING THE
FABRICATION OF MICROELECTRONIC COMPONENTS

CROSS-REFERENCE TO RELATED APPLICATIONS

Not Applicable

10

STATEMENT REGARDING FEDERALLY SPONSORED
RESEARCH OR DEVELOPMENT

Not Applicable

15

BACKGROUND OF THE INVENTION

The fabrication of microelectronic components from a workpiece, such as a semiconductor wafer substrate, polymer substrate, etc., involves a substantial number of processes. Generally stated, there are four categories of processing operations performed on the workpiece to fabricate the microelectronic component(s). Such operations include material deposition, patterning, doping and heat treatment.

Material deposition processing involves depositing thin layers of electronic material to the surface of the workpiece (hereinafter described as, but not limited to, a semiconductor wafer). Patterning provides removal of selected portions of these added layers. Doping of the semiconductor wafer is the

- 2 -

process of adding impurities known as "dopants" to the selected portions of the wafer to alter the electrical characteristics of the substrate material. Heat treatment of the semiconductor wafer involves heating and/or cooling the wafer to achieve specific process results.

5 Numerous processing devices, known as processing "tools", have been developed to implement the foregoing processing operations. These tools take on different configurations depending on the type of workpiece used in the fabrication process and the process or processes executed by the tool. One tool configuration, known as the Equinox(R) wet processing tool and available from
10 Semitool, Inc., of Kalispell, Montana, includes one or more semiconductor workpiece processing stations that utilize a semiconductor workpiece holder and a process bowl or container for implementing wet processing operations. Such wet processing operations include electroplating, etching, etc.

 In accordance with one configuration of the foregoing Equinox(R) tool,
15 the workpiece holder and the process bowl are disposed proximate one another and function to bring the semiconductor wafer held by the workpiece holder into contact with a processing fluid disposed in the process bowl. Restricting the processing fluid to the appropriate portions of the semiconductor wafer, however, is often problematic.

20 Conventional semiconductor workpiece processors have utilized various techniques to facilitate complete exposure of these appropriate portions to the

- 3 -

processing fluid while concurrently shielding the remaining portions of the semiconductor wafer that are not to be contacted. For example, such conventional systems may require application of tape to the back side of the semiconductor wafer to prevent process fluid from contacting the portions of the wafer beneath the tape. Other configurations use a suction cup arrangement for contacting and holding to the back side of the semiconductor wafer to thereby prevent the processing fluid from contacting the back side.

Although such conventional techniques often adequately fulfill the purpose of preventing process fluid from coming in contact with the back surface of the semiconductor wafer, such techniques present their own set of problems. For example, additional processing steps are required to apply the tape. Further, additional parts are required when a physical cover is used to prevent processing fluid contact with the back side of the workpiece. Still further, semiconductor workpieces are fragile and care must be taken not to damage the wafer during covering of the wafer surface. The increased wafer handling inherent in the conventional techniques increases the risk of wafer damage.

Therefore, the present inventors have recognized a need to improve on the techniques currently used to control the contact between the processing fluid and the appropriate portions of the semiconductor workpiece.

- 4 -

BRIEF DESCRIPTION OF THE DRAWINGS

Preferred embodiments of the invention are described below with reference to the following accompanying drawings.

Fig. 1 is a schematic representation of a process module of a
5 semiconductor workpiece processor.

Fig. 2 is a side view of a first embodiment of a process head of the process module holding a semiconductor workpiece.

Fig. 3 is a side view, similar to Fig. 2, of a second embodiment of a process head of the process module.

10 Fig. 4 is a side view of the process head of Fig. 2 positioning a semiconductor workpiece in contact with a process fluid within a process container of the process module.

Fig. 5 is a side view illustrating the formation of a column of process fluid intermediate the semiconductor workpiece and the process fluid bath.

15 Fig. 6 is a functional block diagram illustrating various components according to one embodiment of the semiconductor workpiece processor.

Fig. 7 is a functional block diagram of an embodiment of a control system of the semiconductor workpiece processor.

Fig. 8 is a functional block diagram of an embodiment of position sensor
20 circuitry of the semiconductor workpiece processor.

Fig. 9 is a schematic diagram of the position sensor circuitry shown in

- 5 -

Fig. 8.

Fig. 10 is a flow chart illustrating a method of monitoring and controlling the position of a semiconductor workpiece.

- 6 -

SUMMARY OF THE INVENTION

An apparatus for use in processing a workpiece to fabricate a microelectronic component is set forth. The apparatus comprises a process container having a process fluid therein for processing the workpiece and a workpiece holder configured to hold the workpiece. A position sensor is employed to provide position information indicative of the spacing between a surface of the workpiece and a surface of the process fluid. A drive system provides relative movement between the surface of the workpiece and the surface of the process fluid in response to the position information. Preferably, the relative movement provided by the drive system comprises a first motion that causes the surface of the workpiece to contact the surface of the process fluid, and a second motion opposite the direction all of and following the first to generate and maintain a column of process fluid between the surface of the process fluid and the surface of the workpiece. In this manner, the drive system causes the surface of the workpiece to contact the surface of the process fluid to the exclusion of other surfaces of the workpiece thereby limiting processing of the workpiece to only the desired surface. In accordance with one embodiment, the apparatus is configured to electroplate a material onto the surface of the workpiece.

- 7 -

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

Fig. 1 illustrates one embodiment of a semiconductor workpiece processor 10. In this embodiment, the processor 10 includes a semiconductor processing head 12 and a process container or bowl 14. The processing head 12 includes one or more components that are adapted to support a semiconductor workpiece W, such as a semiconductor wafer. The semiconductor wafer W has a first or lower surface S_1 and a second or upper surface S_2 .

In the illustrated embodiment, the processing head 12 includes a workpiece holder 16. The workpiece holder 16 of the illustrated embodiment includes fingers or supports 18 coupled with a lower surface 20 thereof. Fingers 18 of holder 16 are configured to support a semiconductor workpiece W adjacent a lower surface 20 of head 12. In the disclosed embodiment, workpiece holder 16 is configured to support semiconductor workpiece W so that the lower surface S_1 thereof is presented for contact with a processing fluid or bath disposed in the process cup. Process head 12 may include a rotor motor or the like that is configured to rotate or spin the holder 16 and the semiconductor workpiece W held thereby. Such rotation of workpiece W may occur during processing of the workpiece when it is in contact with the processing fluid, or when the workpiece W is removed from such contact.

Workpiece holder 16 is configured for vertical movement with respect to

- 8 -

process bowl 14. More specifically, a vertical drive motor 22 is provided to implement vertical movement of process head 12, workpiece holder 16 being in fixed vertical relationship with the process head 12 and resulting in concurrent movement thereof. In the configuration shown in Fig. 1, vertical drive motor
5 22 is coupled with a vertically oriented shaft 24 that, in turn, is coupled with a horizontal supporting member 26. Support member 26 is joined at a first end thereof with vertical shaft 24. A second end of support member 26 engages and supports process head 12.

Movement of vertical shaft 24 in either an upward or downward
10 direction provides corresponding movement of head 12, and the workpiece holder 16 fixed thereto, upward or downward with respect to process bowl 14. In particular, vertical drive motor 22 is configured to lower head 12 to a position in which semiconductor workpiece W is in contact with process solution or fluid 38 within process bowl 14. Typically, the process fluid 38 is a
15 liquid bath, such as an electroplating bath.

Contact between the semiconductor workpiece W and the process fluid 38 results in the processing of preselected portions, such as the lower surface S_1 , of the exposed surface of semiconductor workpiece W. The processing may include electroless plating, electroplating or etching processes. In the illustrated
20 embodiment, processing head 12 is preferably configured to rotate about a horizontal axis to facilitate engagement and extraction of the semiconductor

- 9 -

workpieces W to and from the workpiece holder 16. For example, head 12 may be configured to rotate about an axis defined by support member 26. Semiconductor workpieces W may be engaged with holder 16 or removed therefrom when head 12 is rotated to a position in which holder 16 is face-up
5 (not shown).

Various details of one embodiment of process bowl 14 are illustrated in the cross-sectional views of Figs. 1, 4 and 5. As illustrated, process bowl 14 of processor 10 includes sidewalls 28 and a lower wall 30 that together defined defining a process compartment 32. Sidewalls 28 are annular in the described
10 embodiment to define a substantially circular process compartment 32 within bowl 14.

A ring 34 is provided within process compartment 32. Ring 34 is spaced apart from sidewalls 28 and defines an annularly-shaped compartment 36 therebetween. Ring 34 is operable to receive and contain the process fluid 38,
15 such as a plating bath, within fluid compartment 36. Further, the upper portion of ring 34 forms a weir that maintains the level of process fluid 38 at a substantially constant level. In one embodiment, a flow of process fluid 38 is provided to the processing bowl 14 to generate an upwardly directed flow that spills over ring 34 to insure that process fluid 38 that ultimately contacts the
20 wafer is fresh (e.g., in the case of electroplating, it insures that the requisite concentration of the metal that is to be plated is present at the surface to be

- 10 -

plated).

The illustrated process bowl 14, processing head 12, and workpiece holder 16 of processor 10 are exemplary configurations only. Other configurations of process module 10 are considered and within the scope of the present invention.

In the illustrated embodiment, the processor 10 is configured for electroplating. To this end, an anode 37 is provided within the fluid compartment 36 of process container 14 while the semiconductor workpiece W constitutes the cathode. As described in further detail below, the fingers 18 may be constructed as electrodes that conduct the requisite electroplating power to the surface S1 of semiconductor workpiece W for the plating operation. Both the anode 37 and cathode of processor 10 are coupled with a plating power supply 15 (shown in Fig. 8).

As previously mentioned, some semiconductor workpiece processing methods, such as the electroplating operations described herein, require processing of only selected portions (e.g., a single side) of a given semiconductor workpiece W. In such situations, the other portions (e.g., upper side S₂) must be shielded to prevent contact with the process fluid.

Processor 10 is designed to provide such selective contact between the semiconductor workpiece W and the process fluid 38, such as an electroplating bath. More particularly, in the preferred embodiment disclosed herein,

- 11 -

processor 10 is adapted to allow processing of the lower surface S_1 of semiconductor workpiece W while inhibiting processing of the upper surface S_2 . During this mode of operation, the upper surface S_2 and, in some instances, even the edges of the semiconductor workpiece W are prevented from
5 contacting the process fluid 38.

To this end, as will be explained in further detail below, processor 10 is operated to provide controlled relative vertical movement between the processing head 12 and the surface of the processing fluid 38 until surface S_1 of semiconductor workpiece W first contacts the fluid. In the illustrated
10 embodiment, it is the processing head 12 that is moved vertically to provide such contact while the process bowl 14 remains fixed. After contact between the surface S_1 and the surface of the fluid 38 is established, the surface S_1 is pulled vertically in a direction away from fluid 38 by a small, predetermined distance. The surface tension of the fluid 38 results in a meniscus whereby the
15 processing fluid 38 is prevented from contact with the upper surface S_2 and, in most instances, the peripheral edges of the workpiece W.

Preferably, this controlled vertical motion is responsive, at least in part, to one or more signals indicative of the real-time position of the surface S_1 with respect to the surface of the fluid 38. In the illustrated embodiment, one or
20 more conductors are disposed in fixed relation with the head 12. These conductors may be disposed to contact the fluid 38 at different vertical positions

- 12 -

along the vertical movement path of the head 12 toward and away from the surface of fluid 38. As such, contact between a particular conductor or electrode and the surface of fluid 38 corresponds to a given distance between the semiconductor workpiece W and fluid 38. Multiple relative distances may
5 be sensed by employing multiple conductors disposed to contact fluid 38 at different vertical positions along the vertical movement path.

Various electronic techniques may be used to sense contact between a particular conductor and fluid 38. Where, as here, the processor 10 is configured for electroplating, it is possible to take advantage of the conductivity
10 of the electroplating solution, designated as fluid 38, so as to minimize the number of additional components required to implement the position sensing. To this end, a reference voltage is generated between the conductor and anode 37. When a given conductor contacts the electroplating solution, electrical continuity is established in an electrical circuit that comprises the conductor,
15 anode, and process fluid 38. This continuity condition can be detected and used as an indicator of contact between a given conductor and the surface of the electroplating solution.

In the illustrated embodiment, fingers 18 perform dual functions. First, fingers 18 are constructed to provide plating power to the surface S_1 of
20 semiconductor workpiece W. Second, fingers 18 are used as conductors/sensors that assist in providing an indication of the position of semiconductor workpiece

- 13 -

W relative to process fluid 38.

Each finger 18 shown in Fig. 2 comprises a centrally disposed
conductive material that is used to receive and conduct an electric signal in the
manner described above, and a dielectric coating 40 disposed about selected
5 portions of the conductive material. As illustrated, the dielectric coating 40 only
covers a portion of the centrally disposed conductive material thereby providing
exposed conductors 42.

As workpiece holder 16 is lowered toward process bowl 14, the exposed
conductors 42 of the fingers 18 contact process fluid 38. Contact between the
10 exposed conductors 42 and fluid 38 (e.g., a conductive electroplating solution)
completes an electrical circuit. With reference to Fig. 2, this continuity
condition first occurs when the surface S_1 is a distance d_1 from the surface of
fluid 38. As such, it becomes possible to determine when the surface S_1 and the
surface of fluid 38 are a predetermined distance d_1 apart, in effect monitoring
15 the vertical position of the surface S_1 with respect to the surface of fluid 38.

Sensing of the relative position depends upon the positioning of the
exposed portions of conductors 42 within fingers 18 relative to the surface S_1 .
As shown in Fig. 2, conductors 42 are brought into contact with process fluid
38 corresponding to a distance d_1 intermediate lower surface S_1 of workpiece W
20 and a surface or meniscus 39 of process fluid 38. With reference to Fig. 3,
however, the dielectric 40 of the fingers 18 exposes exposed conductors 42 so

- 14 -

that a measurable current flow (or other reference signal) is first generated when the surface S_1 and meniscus 39 are spaced from one another by a distance d_2 . Exposing different portions of conductors 42 enables sensing of the position of semiconductor workpiece W with respect to process fluid 38 at various

5 positions along the vertical movement path.

Referring to Fig. 4, the embodiment of workpiece holder 16 shown in Fig. 2 has been lowered a sufficient extent to submerge the lower portions of fingers 18 within process fluid 38 and place the surface S_1 into contact with the meniscus 39. Preferably, for example, workpiece holder 16 has been lowered a

10 distance d_1 from the position shown in Fig. 2 after the reference signal indicative of spacing d_1 is first detected. The lower surface S_1 of workpiece W is thus wetted with process solution 38 in the position shown in Fig. 4. Semiconductor workpiece W may be held at the position shown in Fig. 4 to provide processing of the lower surface S_1 thereof while preventing contact of

15 the fluid 38 with the upper surface S_2 .

In some instances, it may be desirable to further limit the extent of contact between the processing fluid 38 and semiconductor workpiece W. This may be accomplished in the manner illustrated in Fig. 5, which shows that process head 16 has been raised a predetermined distance (possibly, a

20 programmable distance) following contacting of lower surface S_1 of semiconductor workpiece W with surface 39 of process fluid 38. By raising the

- 15 -

process head 16 in this manner, a column 35 of process fluid 39 is provided between the lower surface S_1 of semiconductor workpiece W and the remaining process fluid 38 within fluid compartment 36. The column 35 of process fluid 39 may be a few millimeters in height. For example, column 35 may have a height within a range of approximately zero millimeters to five millimeters, and typically within a range of one to three millimeters.

Such raising of semiconductor workpiece W minimizes the likelihood that process fluid 38 will splash onto the upper surface S_2 thereof. Further, such raising assists in preventing the process fluid 38 from contacting peripheral edge portions of the semiconductor workpiece W. The positioning of semiconductor workpiece W with respect to process fluid 38 may vary and is dependent upon the specific type of plating coverage or other processing desired.

In the illustrated embodiment, the reference signal (here, present only when an electrical circuit is established comprising the exposed conductor 42, the process fluid 38, and anode 37) is applied to position sensor circuitry 60 (Fig. 6). Position sensor 60 is configured to generate a position indication signal responsive to the reference signal. The position indication signal may be applied to a control system 80 of the semiconductor workpiece processor 10. Control system 80 is responsive to the position indication signal to control the vertical drive motor 22 thereby providing controlled movement of process head

- 16 -

16 and semiconductor workpiece W relative to process fluid 38.

Referring to Fig. 6, one configuration of a semiconductor workpiece processor 8 is shown in a block diagram. The illustrated workpiece processor 8 includes a control system 80, process module 10 and position sensor 60.

5 Control system 80 is electrically coupled with position sensor circuitry 60 and process module 10.

One embodiment of the control system 80 is shown in Fig. 7. As illustrated, control system 80 comprises at least a central processing unit 82 (CPU) and a memory device 84. Central processing unit 82 is operable to
10 interface with memory device 84. Memory 84 may implemented as either RAM or ROM or both and is configured to store operational code described below with respect to the flow chart of Fig. 10. The central processing unit 82 of control system 80 is configured via the operational code to receive position information from position sensor 60 and control vertical drive motor 22 and the
15 positioning of semiconductor workpiece W responsive thereto.

Referring to Fig. 8, one embodiment of position sensor 60 is shown.

The illustrated position sensor 60 includes a voltage reference 62, relay 64, comparator 68, sensitivity control circuitry 70, and signal logic circuitry 72.

The relay 64 is coupled with the anode 37 of process bowl 14 and the fingers 18
20 of workpiece holder 12 of process module 10, as well as plating power supply 15. The signal logic 72 and relay 64 of position sensor 60 are coupled with the

- 17 -

control system 80 of the semiconductor workpiece processor 8.

In general, position sensor 60 generates and outputs a signal indicative of the vertical distance between surface S_1 and meniscus 39. In the illustrated embodiment, a binary signal is generated to the control system 80. This signal
5 transitions from a logical "false" to a logical "true" when a predetermined distance between surface S_1 and meniscus 39 is first reached.

The position sensor 60 includes a voltage reference 62 that operates as a reference signal generator. The reference signal generated by voltage reference 62 is preferably a low voltage, low current electric signal. In the described
10 embodiment, the reference signal is one volt and approximately two milliamps.

The reference signal is selectively applied to processor 10 responsive to control signals from control system 80. Upon start-up and prior to processing of a semiconductor workpiece W, control system 80 applies an appropriate control signal to relay circuit 64. Relay circuit 64 is energized responsive to
15 receiving the control signal and applies the reference signal to the anode in process bowl 14 and to the fingers 18 via electrical connection lines 11 and 13, respectively.

When the surface S_1 of semiconductor workpiece W reaches a predetermined distance, such as d_1 of Fig. 2, from meniscus 39 of process fluid
20 38, the reference signal applied via line 11 is electrically connected through fingers 18 and the fluid 38 to anode 37. This signal is provided from the relay

- 18 -

circuitry 64 to an input of comparator 68. The comparator circuit 68 compares the magnitude of the signal to a predetermined threshold value that is provided at the output of sensitivity control 70. If the magnitude of the detected signal exceeds the threshold value, comparator 68 generates a signal to the input of
5 signal logic 72 which, in turn, provides a logical "true" signal to control system 80. (It will be recognized that signal logic circuit 72 may be unnecessary when the output signal from compared are 68 transitions between binary states that may be recognized by the control system.) Adjusting sensitivity control 70 adjusts the threshold value and, in turn, the trip point for comparator 68.
10 Sensitivity control 70 comprises a potentiometer in accordance with one embodiment of the invention.

Signal logic 72 is preferably configured to store the logical binary value corresponding to the signal from the output of compared are 68. Further, the signal logic 72 may generate a signal to the relay 64 that de-energizes the relay
15 64 when the stored signal is a logical "true". Such de-energization of relay 64 insulates position sensor circuitry 60 from electrical connection lines 11, 13 and effectively replaces the reference signal with electroplating power provided at the output of plating power supply 15. In this de-energized state, plating power supply 15 is operable to apply a high voltage and/or current across electrical
20 connection lines 11, 13 and the anode and cathode of process module 10 responsive to control from central processing unit 82. De-energizing relay 64

- 19 -

also protects position sensor circuitry 60 from the high voltages and/or currents generated by the power supply 15. Once relay 64 has been de-energized, central processing unit 82 preferably generates one or more signals that are used to turn on plating power supply 15 to conduct electroplating of the
5 semiconductor workpiece W.

Referring to Fig. 9, a detailed schematic of position sensor circuitry 60 described above is shown. The illustrated position sensor 60 includes voltage reference 62, comparator 68, sensitivity control 70, and latches 73, 74. In the illustrated embodiment, signal logic 72 comprises latches 73, 74. Relay 64 is
10 coupled with workpiece holder 12 via electrical connection line 13 and the anode 37 in process bowl 14 via electrical connection line 11. Control system 80 receives the signal output from latch 73 and is operable to apply a reset signal to latch 73 and a start signal to latch 74 at the appropriate times.

Responsive to the assertion of a start signal via control system 80, latch
15 74 is set. Setting latch 74 energizes relay 64 thereby coupling voltage reference 62 with the anode 37 of process bowl 14 via electrical connection 11. In addition, energizing relay 64 electrically couples the fingers 18 of workpiece holder 12 with comparator 68 via electrical connection 13.

The reference signal (minus small voltage drop across the fluid 38) is
20 applied to comparator 68 upon contact between the process fluid 38 and exposed portions 42 of fingers 18 of process head 16. This results in a change

- 20 -

in the state of the output signal of comparator 68. The state change sets latch 73 that, in turn, provides an output signal that resets latch 74.

Latch 73 and logic gate 79 operate to provide a signal indicative of the fact that the predetermined distance, such as d_1 of Fig. 2, has been reached and
5 applies this signal to control system 80. Latch 73 effectively stores this signal state thereby enabling the central processing unit 82 of control system 80 to poll the signal according to timing of control system 80.

Once the central processing unit 82 of control system 80 detects a transition to a logical "true" the state from the position sensor 60, the central
10 processing unit 82 provides a reset signal to clear latch 73. Thereafter, the central processing unit of the control system 80 reasserts the start signal to set latch 74 once a subsequent semiconductor workpiece W is properly positioned within process head 16 and prior to the lowering of the head 16 and semiconductor workpiece W toward process fluid 38 within process container
15 14.

As stated above, control system 80 is configured to monitor and detect the presence of the position indication signal from signal logic 72. The presence of a logical "true" state of the position indication signal provides position information of the semiconductor workpiece W with respect to process
20 fluid 38. Responsive to receiving the position indication signal, control system 80 is configured to operate vertical drive motor 22 and adjust the vertical

- 21 -

position of semiconductor workpiece W with respect to the process fluid 38.

More specifically, control system 80 can be operated to instruct vertical drive motor 22 to move process head 16 and the semiconductor workpiece W held thereby the predetermined distance, such as d_1 of Fig. 2, to contact the process
5 fluid 38. The particular distance moved is typically preselected and corresponds to the distance intermediate semiconductor workpiece W and the process fluid 38. The semiconductor workpiece W may be lowered following the reception of the indication signal to account for the distance between the lower surface S_1 of the semiconductor workpiece W and the process fluid 38
10 corresponding to the exposed portion of the electrode 42 within finger 18. The particular portions of conductors 42 which are exposed may be varied to adjust the calibration (i.e., distance between the workpiece W and process fluid 38 at the moment the reference signal passes through conductor 42). Alternatively, adjustments of calibration may be implemented by software.

15 Lowering and contacting the semiconductor workpiece W with process fluid 38 wets the lower surface S_1 thereof with the fluid 38. In one embodiment, the lowering of workpiece W results in the spreading of the meniscus 39 of process fluid 38 over the entire lower surface S_1 of the semiconductor workpiece W.

20 Responsive to receiving a logical "true" state of the position indication signal from position sensor 60, control system 80 knows the exact position of

- 22 -

semiconductor workpiece W with respect to the surface 39 of process fluid 38.

Subsequent movement of process head 16 and semiconductor workpiece W following the reception of the indication signal may be variable depending upon the particular application. For example, after the lower surface S_1 of the semiconductor workpiece W has been driven to contact the meniscus 39 of process fluid 38, control system 80 may operate the drive motor 22 to retract or raise the semiconductor workpiece W a predetermined distance to provide the column 35 of process fluid 39 between semiconductor workpiece W and the remaining process fluid 38 within fluid compartment 36. The lower surface S_1 of semiconductor workpiece W preferably remains wetted during the retraction of process head 16 and workpiece W. An adhesive force or tension overcomes the gravitational force and maintains the process fluid 38 in contact with the lower surface S_1 during retraction of the workpiece W thereby forming column 35. As noted above, the formed column 35 of process fluid 38 may be a few millimeters in height. The positioning of semiconductor workpiece W with respect to process fluid 38 may vary and is dependent upon the specific type of plating coverage desired.

Fig. 10 is a flowchart illustrating one manner of operating the control system 80. Central processing unit 82 is configured via software code stored in, for example, memory 84 according to the illustrated flow chart. The control operations described in the depicted flow chart may be implemented in

- 23 -

hardware according to alternative embodiments of the invention.

As illustrated in Fig. 10, control system 80 asserts a start signal that step 90. The start signal is preferably asserted prior to the lowering of the semiconductor workpiece W toward the meniscus 39 of process fluid 38.

- 5 Assertion of the start signal sets second latch 74 thereby electrically coupling position sensor 60 and process module 10 via relay 64.

- At step 92, control are 80 scans or reads the output of first latch 73 of position sensor 60 according to timing of the control system 80 (e.g., at predetermined time intervals). Following the scanning, control system 80
- 10 analyzes the detected signal to determine whether it has gone to a logical "true" state. As noted above, the logical "true" state indicates that the lower surface S_1 of semiconductor workpiece W is a predetermined distance from surface 39 of process fluid 38. If the indication signal is not at a logical "true" state, control system 80 continues to scan the output of first latch 73 of signal logic 72 at
- 15 predetermined time intervals.

- The control system 80 proceeds to step 96 of Fig. 10 if the position indication signal goes to a logical "true" state. At that time, the control system asserts the reset signal at step 96 that clears the first latch 73. Thereafter, control system 80 proceeds to step 98 to adjust the vertical spacing between the
- 20 semiconductor workpiece W and meniscus 39 of the process fluid 38. For example, referring to Fig. 2, semiconductor workpiece W may be lowered a

- 24 -

distance d_1 at step 98 depending upon the calibration of the process module 10 corresponding to the distance between the lower surface S_1 and surface 39 of process fluid 38. Alternatively, semiconductor workpiece W may be lowered a distance d_2 at step 98 if the process head 16 shown in Fig. 3 and the fingers 18 associated therewith are utilized. The process described with reference to Fig. 5 10 may be repeated when a subsequent semiconductor workpiece W is to be processed.

Adjusting the positioning of semiconductor workpiece W relative to process fluid 38 preferably coats or wets the lower surface S_1 of the semiconductor workpiece with the process fluid 38. Processing of the semiconductor workpiece W in accordance with the described method eliminates the need for covering the edges or upper surface S_2 of the semiconductor workpiece inasmuch as process fluid 38 is not applied to the sides or upper surface of the workpiece.

15 In addition, the semiconductor workpiece W may be subsequently raised following the coating of the lower surface S_1 thereof. An attractive force draws the process fluid upward forming a column 35 of process fluid between the semiconductor workpiece W and the process fluid bath 38. Such raising of semiconductor workpiece W reduces the chance of exposure of the sides or edges and upper surface S_2 of workpiece W to the process fluid 38. The edges 20 and upper surface S_2 of workpiece W preferably remain free of plating solution

- 25 -

during the processing and unwanted plating or processing of various portions of workpiece W is minimized.

In compliance with the statute, the invention has been described in language more or less specific as to structural and methodical features. It is to
5 be understood, however, that the invention is not limited to the specific features shown and described, since the apparatus herein disclosed comprise preferred forms of putting the invention into effect. The invention is, therefore, claimed in any of its forms or modifications within the proper scope of the appended claims appropriately interpreted in accordance with the doctrine of equivalents.

- 26 -

CLAIMS

1. An apparatus for use in processing a workpiece to fabricate a microelectronic component comprising:
 - a process container having a process fluid therein for processing the workpiece;
 - 5 a workpiece holder configured to hold the workpiece;
 - a position sensor configured to provide position information indicative of the spacing between a surface of the workpiece and a surface of the process fluid; and
 - a drive system providing relative movement between the surface of the
 - 10 workpiece and the surface of the process fluid in response to the position information.
2. An apparatus as claimed in claim 1 wherein the process fluid is electrically conductive and wherein the position sensor comprises:
 - 15 a first electrode in fixed positional alignment with and at a predetermined distance from the surface of the workpiece;
 - a second electrode disposed at a fixed position in the process fluid; and
 - a signal generator for generating a signal to the drive system in response to
 - 20 electrical continuity in an electrical circuit comprising the first and second electrodes and the process fluid.

- 27 -

3. An apparatus as claimed in claim 1 wherein the relative movement provided by the drive system causes the surface of the workpiece to contact the surface of the process fluid to the exclusion of other surfaces of the workpiece.
- 5
4. An apparatus as claimed in claim 1 wherein the relative movement provided by the drive system comprises:
- a first motion that causes the surface of the workpiece to contact the surface of the process fluid; and
- 10 a second motion, following the first motion, to generate and maintain a column of process fluid between the surface of the process fluid and the surface of the workpiece, the second motion being in a direction opposite the first motion.
- 15 5. An apparatus as claimed in claim 1 wherein the relative movement results in the generation and maintaining of a column of process fluid intermediate the process container and the surface of the workpiece.
6. An apparatus as claimed in claim 1 wherein the apparatus further
- 20 comprises components for electroplating a material on the surface of the workpiece.

- 28 -

7. An apparatus as claimed in claim 6 wherein the components comprise:
an anode disposed in the process fluid;
one or more cathode contacts for electrically contacting the surface of the
5 workpiece;
an electroplating solution as the process fluid; and
a plating power supply connected to apply power between the anode and the one
or more cathode contacts.
- 10 8. An apparatus as claimed in claim 3 wherein the apparatus further
comprises components for electroplating a material on the surface of the
workpiece.
- 15 9. An apparatus as claimed in claim 8 wherein the components comprise:
an anode disposed in the process fluid;
one or more cathode contacts for electrically contacting the surface of the
workpiece;
an electroplating solution as the process fluid; and
a plating power supply connected to apply power between the anode and the one
20 or more cathode contacts.

- 29 -

10. An apparatus as claimed in claim 4 wherein the apparatus further comprises components for electroplating a material on the surface of the workpiece.
- 5 11. An apparatus as claimed in claim 10 wherein the components comprise:
an anode disposed in the process fluid;
one or more cathode contacts for electrically contacting the surface of the workpiece;
an electroplating solution as the process fluid; and
10 a plating power supply connected to apply power between the anode and the one or more cathode contacts.
12. An apparatus as claimed in claim 5 wherein the apparatus further comprises components for electroplating a material on the surface of the workpiece.
15
13. An apparatus as claimed in claim 12 wherein the components comprise:
an anode disposed in the process fluid;
one or more cathode contacts for electrically contacting the surface of the workpiece;
20
an electroplating solution as the process fluid; and

- 30 -

a plating power supply connected to apply power between the anode and the one
or more cathode contacts.

14. An apparatus as claimed in claim 1 wherein the relative movement raises
5 the workpiece a predefined distance after the surface of the workpiece
has contacted the process fluid to thereby generate and maintain an
intermediate column of process fluid.

10 15. A method of wetting a workpiece with process fluid pursuant to
manufacturing a microelectronic component comprising:
providing a workpiece having a surface;
providing a process fluid;
contacting the surface of the workpiece with the process fluid; and
15 raising the workpiece relative to the process fluid following the contacting to
generate and maintain a column of process fluid that is dimensioned to
solely contact the surface of the workpiece.

16. A method of wetting a workpiece with process fluid pursuant to
20 manufacturing a microelectronic component comprising:
providing a workpiece having a surface;

- 31 -

- providing a bath of a process fluid;
- providing one or more electrical conductors in fixed relation with the
workpiece;
- providing relative movement along a vertical path between the workpiece and
5 the bath;
- detecting contact of the one or more electrical conductors with the process
fluid;
- controlling further relative movement along the vertical path in response to the
detection.
- 10 17. The method as claimed in claim 16 wherein the further relative
movement comprises:
- a first motion that causes the surface of the workpiece to contact the surface of
the bath; and
- a second motion, following the first motion, to generate and maintain a column
15 of process fluid between the bath and the surface of the workpiece, the
second motion being in a direction opposite the first motion.
18. A method for electroplating a material on a workpiece pursuant to
20 manufacturing a microelectronic component comprising:
- providing a workpiece having a surface that is to be electroplated;

- 32 -

- providing a bath of electroplating solution;
- providing an anode in the bath of electroplating solution;
- contacting the surface of the workpiece with the surface of the bath of electroplating solution; and
- 5 raising the workpiece relative to the bath of electroplating solution following the contacting to thereby generate and maintain a column of electroplating solution that is dimensioned to solely contact the surface of the workpiece;
- applying plating power between the surface of the workpiece that is to be electroplated and the anode to thereby electroplate the material onto the surface of the workpiece to the exclusion of other surfaces of the workpiece.
- 10
19. A method for electroplating a material on a workpiece pursuant to manufacturing a microelectronic component comprising:
- 15 providing a workpiece having a surface that is to be electroplated;
- providing a bath of electroplating solution;
- providing an anode in the bath of electroplating solution;
- providing one or more electrical conductors in fixed relation with the
- 20 workpiece;

- 33 -

providing relative movement along a vertical path between the workpiece and
the bath;

detecting contact of the one or more electrical conductors with the
electroplating solution;

5 controlling further relative movement between the workpiece and the bath along
the vertical path in response to the detection.

20. A method as claimed in claim 19 wherein the step of detecting
comprises:

10 monitoring electrical continuity of an electrical circuit comprising the one or
more conductors, the bath of electroplating solution, and an electrode
disposed in the bath of electroplating solution;
generating an output signal indicative of the electrical continuity of the electrical
circuit.

15

21. A method as claimed in claim 20 wherein the electrode comprises the
anode.

20 22. A method as claimed in claim 19 wherein the step of controlling further
relative movement comprises:

- 34 -

contacting the surface of the workpiece with the surface of the bath of
electroplating solution; and
raising the workpiece relative to the bath of electroplating solution following the
contacting to thereby generate and maintain a column of electroplating
5 solution that is dimensioned to solely contact the surface of the
workpiece.

23. A method as claimed in claim 22 and further comprising the step of
applying plating power between the surface of the workpiece that is to be
10 electroplated and the anode to thereby electroplate the material onto the
surface of the workpiece to the exclusion of other surfaces of the
workpiece.

1/6




Fig. 1





Fig. 2

2/6



3/6




FIG. 3







FIG. 4



5/6



6/6

FIG. 6

INTERNATIONAL SEARCH REPORT

International application No.
PCT/US98/20743

A. CLASSIFICATION OF SUBJECT MATTER

IPC(6) : HO1L 21/00; C25D 21/12

US CL : 156/345; 205/82; 216/84; 438/14

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

U.S. : 156/345; 205/81, 82, 123, 223; 216/84, 86; 438/14, 17

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 2,785,280 A (EISLER ET AL) 23 July 1957 (23.07.57), see entire document.	1-23



Further documents are listed in the continuation of Box C.



See patent family annex.

* Special categories of cited documents:	*T* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
A document defining the general state of the art which is not considered to be of particular relevance	*X* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
B earlier document published on or after the international filing date	*Y* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
L document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)	*A* document member of the same patent family
O document referring to an oral disclosure, use, exhibition or other means	
P document published prior to the international filing date but later than the priority date claimed	

Date of the actual completion of the international search

15 DECEMBER 1998

Date of mailing of the international search report

21 JAN 1999

Name and mailing address of the ISA/US
Commissioner of Patents and Trademarks
Box PCT
Washington, D.C. 20231

Facsimile No. (703) 305-3230

Authorized officer

William A. Powell

Telephone No. (703) 308-1975



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification ⁶ : C25D 5/08	A2	(11) International Publication Number: WO 99/41434 (43) International Publication Date: 19 August 1999 (19.08.99)
(21) International Application Number: PCT/US99/00964 (22) International Filing Date: 15 January 1999 (15.01.99) (30) Priority Data: 60/074,466 12 February 1998 (12.02.98) US 60/094,215 27 July 1998 (27.07.98) US (71) Applicant: ACM RESEARCH, INC. [US/US]; 43236 Christy Street, Fremont, CA 94538 (US). (72) Inventor: WANG, Hui; 38855 Litchfield Court, Fremont, CA 94536 (US). (74) Agents: HIGGINS, Willis, E. et al.; Cooley Godward LLP, Five Palo Alto Square, 3000 El Camino Real, Palo Alto, CA 94306-2155 (US).		(81) Designated States: AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CU, CZ, DE, DK, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, UA, UG, UZ, VN, YU, ZW, ARIPO patent (GH, GM, KE, LS, MW, SD, SZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG). Published <i>Without international search report and to be republished upon receipt of that report.</i>
(54) Title: PLATING APPARATUS AND METHOD (57) Abstract An apparatus for plating a conductive film directly on a substrate with a barrier layer on top includes anode rod (1) placed in tube (109), and anode rings (2, and 3) placed between cylindrical walls (107, 105), (103, 101) respectively. Anodes (1, 2, 3) are powered by power supplies (13, 12 and 11), respectively. Electrolyte (34) is pumped by pump (33) to pass through filter (32) and reach inlets of liquid mass flow controllers (LMFCs) (21, 22, 23). Then LMFCs (21, 22, 23) deliver electrolyte at a set flow rate to sub-plating baths containing anodes (3, 2, 1), respectively. After flowing through the gap between wafer (31) and the top of the cylindrical walls (101, 103, 105, 107 and 109), electrolyte flows back to tank (36) through spaces between cylindrical walls (100, 101), (103, 105), (107, 109), respectively. A pressure leak valve (38) is placed between the outlet of pump (33) and electrolyte tank (36) to leak electrolyte back to tank (36) when LMFCs (21, 22, 23) are closed. A wafer (31) held by wafer chuck (29) is connected to power supplies (11, 12 and 13). A drive mechanism (30) is used to rotate wafer (31) around the z axis, and oscillate the wafer in the x, y, and z directions shown. Filter (32) filters particles larger than 0.1 or 0.2 μm in order to obtain a low particle added plating process.		

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	SN	Senegal
AU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
AZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav Republic of Macedonia	TM	Turkmenistan
BF	Burkina Faso	GR	Greece	ML	Mali	TR	Turkey
BG	Bulgaria	HU	Hungary	MN	Mongolia	TT	Trinidad and Tobago
BJ	Benin	IE	Ireland	MR	Mauritania	UA	Ukraine
BR	Brazil	IL	Israel	MW	Malawi	UG	Uganda
BY	Belarus	IS	Iceland	MX	Mexico	US	United States of America
CA	Canada	IT	Italy	NE	Niger	UZ	Uzbekistan
CF	Central African Republic	JP	Japan	NL	Netherlands	VN	Viet Nam
CG	Congo	KE	Kenya	NO	Norway	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NZ	New Zealand	ZW	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's Republic of Korea	PL	Poland		
CM	Cameroon	KR	Republic of Korea	PT	Portugal		
CN	China	KZ	Kazakstan	RO	Romania		
CU	Cuba	LC	Saint Lucia	RU	Russian Federation		
CZ	Czech Republic	LI	Liechtenstein	SD	Sudan		
DE	Germany	LK	Sri Lanka	SE	Sweden		
DK	Denmark	LR	Liberia	SG	Singapore		
EE	Estonia						

PLATING APPARATUS AND METHOD

CROSS-REFERENCE TO RELATED APPLICATIONS

5

BACKGROUND OF THE INVENTION1. Field of the Invention:

The present invention relates generally to a method and apparatus for plating thin
10 films and, more particularly, plating metal films to form interconnects in semiconductor
devices.

2. Description of the Prior Art:

As semiconductor device features continue to shrink according to Moore's law,
interconnect delay is larger than device gate delay for 0.18 μm generation devices if
15 aluminum (Al) and SiO₂ are still being used. In order to reduce the interconnect delay,
copper and low k dielectric are a possible solution. Copper/low k interconnects provide
several advantages over traditional Al/SiO₂ approaches, including the ability to
significantly reduce the interconnect delay, while also reducing the number of levels of
metal required, minimizing power dissipation and reducing manufacturing costs. Copper
20 offers improved reliability in that its resistance to electromigration is much better than
aluminum. A variety of techniques have been developed to deposit copper, ranging from
traditional physical vapor deposition (PVD) and chemical vapor deposition (CVD)
techniques to new electroplating methods. *PVD Cu* deposition typically has a cusping
problem which results in voids when filling small gaps ($<0.18 \mu\text{m}$) with a large aspect
25 ratio. *CVD Cu* has high impurity incorporated inside the film during deposition, which
needs a high temperature annealing to drive out the impurity in order to obtain a low
resistivity Cu film. Only *electroplated Cu* can provide both low resistivity and excellent
gap filling capability at the same time. Another important factor is the cost; the cost of
electroplating tools is two thirds or half of that of *PVD* or *CVD tools*, respectively. Also,
30 low process temperatures (30° to 60°C) for electroplating Cu are advantageous with low
k dielectrics (polymer, xerogels and aerogels) in succeeding generations of devices.

Electroplated Cu has been used in printed circuit boards, bump plating in chip packages and magnetic heads for many years. In conventional plating machines, density of plating current flow to the periphery of wafers is greater than that to the center of wafers. This causes a higher plating rate at the periphery than at the center of wafers.

5 U.S. Pat. No. 4,304,841 to Grandia et al. discloses a diffuser being put between a substrate and an anode in order to obtain uniform plating current flow and electrolyte flow to the substrate. U.S. Pat. No. 5,443,707 to Mori discloses manipulating plating current by shrinking the size of the anode. U.S. Pat. No. 5,421,987 to Tzanavaras discloses a rotating anode with multiple jet nozzles to obtain a uniform and high plating

10 rate. U.S. Pat. No. 5,670,034 to Lowery discloses a transversely reciprocating anode in front of a rotating wafer to improve plating thickness uniformity. U.S. Pat. No. 5,820,581 to Ang discloses a thief ring powered by a separate power supply to manipulate the plating current distribution across the wafer.

All of these prior art approaches need a Cu seed layer prior to the Cu plating.

15 Usually the Cu seed layer is on the top of a diffusion barrier. This Cu seed layer is deposited either by physical vapor deposition (PVD), or chemical vapor deposition (CVD). As mentioned before, however, PVD Cu typically has a cusping problem, which results in voids when filling small gaps ($<0.18\ \mu\text{m}$) with a large aspect ratio with subsequent Cu electroplating. CVD Cu has high impurity levels incorporated in the film

20 during deposition, requiring a high temperature annealing to drive out the impurities in order to obtain a low resistivity Cu seed layer. As device feature size shrinks this Cu seed layer will become a more serious problem. Also, deposition of a Cu seed layer adds an additional process, which increases IC fabrication cost.

Another disadvantage of the prior art is that the plating current and electrolyte

25 flow pattern are manipulated dependently, or only the plating current is manipulated. This limits the process tuning window, because the optimum plating current condition does not necessarily synchronize with optimum electrolyte flow condition for obtaining excellent gap filling capability, thickness uniformity and electrical uniformity as well as grain size and structure uniformity all at the same time.

30 Another disadvantage of the prior art is that plating head or plating systems are bulky with large foot prints, which causes higher cost of ownership for users.

SUMMARY OF THE INVENTION

It is an object of the invention to provide a novel method and apparatus for plating a metal film directly on a barrier layer without using a seed layer produced by a process other than plating.

It is a further object of the invention to provide a novel method and apparatus for plating a metal film over a thinner seed layer than employed in the prior art.

It is an additional object of the invention to provide a novel method and apparatus for plating a thin film with a more uniform thickness across a wafer.

It is a further object of the invention to provide a novel method and apparatus for plating a conducting film with a more uniform electrical conductivity across a wafer.

It is a further object of the invention to provide a novel method and apparatus for plating a thin film with a more uniform film structure, grain size, texture and orientation.

It is a further object of the invention to provide a novel method and apparatus for plating a thin film with an improved gap filling capability across a wafer.

It is a further object of the invention to provide a novel method and apparatus for plating a metal film for interconnects in an integrated circuit IC chip.

It is a further object of the invention to provide a novel method and apparatus for plating a thin film, with the method and apparatus having independent plating current control and electrolyte flow pattern control.

It is a further object of the invention to provide a novel method and apparatus for plating a metal thin film for a damascene process.

It is a further object of the invention to provide a novel method and apparatus for plating a metal film with a low impurity level.

It is a further object of the invention to provide a novel method and apparatus for plating copper with a low stress and good adhesion.

It is a further object of the invention to provide a novel method and apparatus for plating a metal film with a low added particle density.

It is a further object of the invention to provide a novel plating system with a small footprint.

It is a further object of the invention to provide a novel plating system with a low cost of ownership.

It is a further object of the invention to provide a novel plating system which plates a single wafer at a time.

It is a further object of the invention to provide a novel plating system with an in-situ film thickness uniformity monitor.

It is a further object of the invention to provide a novel plating system with a built-in cleaning system with wafer dry-in and dry-out.

5 It is a further object of the invention to provide a novel plating system with a high wafer throughput.

It is a further object of the invention to provide a novel plating system which can handle a wafer size beyond 300 mm.

10 It is a further object of the invention to provide a novel plating system with multiple plating baths and cleaning/drying chambers.

It is a further object of the invention to provide a novel plating system with a stacked plating chamber and cleaning/dry chamber structure.

15 It is a further object of the invention to provide a novel plating system with automation features of the Standard Mechanical Interface (SMIF), the Automated Guided Vehicle (AGV), and the SEMI Equipment Communication Standard/Generic Equipment Machine (SECS/GEM).

It is a further object of the invention to provide a novel plating system meeting Semiconductor Equipment and Materials International (SEMI) and European safety specifications.

20 It is a further object of the invention to provide a novel plating system with high productivity having a large mean time between failures (MTBF), small scheduled down time, and large equipment uptime.

25 It is a further object of the invention to provide a novel plating system controlled by a personal computer with a standard operating system, such as an IBM PC under a Windows NT environment.

It is a further object of the invention to provide a novel plating system with a graphical user interface, such as a touch screen.

30 These and related objects and advantages of the invention may be achieved through use of the novel method and apparatus herein disclosed. A method for plating a film to a desired thickness on a surface of a substrate in accordance with the invention includes plating the film to the desired thickness on a first portion of the substrate surface. The film is then plated to the desired thickness on at least a second portion of the substrate to give a continuous film at the desired thickness on the substrate. Additional portions of the substrate surface adjacent to and contacting the film already

plated on one or more of the previous portions are plated as necessary to give a continuous film over the entire surface of the substrate.

An apparatus for plating a film on a substrate in accordance with the invention includes a substrate holder for positioning the substrate for contact with a plating electrolyte. The apparatus has at least one anode for supplying plating current to the substrate and at least two flow controllers connected to supply electrolyte contacting the substrate. At least one control system is coupled to the at least one anode and the at least two flow controllers to provide electrolyte and plating current in combination to successive portions of the substrate to provide a continuous, uniform thickness film on the substrate by successive plating of the film on the portions of the substrate.

In another aspect of the invention, an apparatus for plating a film on a substrate in accordance with the invention includes a substrate holder for positioning the substrate for contact with a plating electrolyte. The apparatus has at least two anodes for supplying plating current to the substrate and at least one flow controller connected to supply electrolyte contacting the substrate. At least one control system is coupled to the at least two anode and the at least one flow controller to provide electrolyte and plating current in combination to successive portions of the substrate to provide a continuous, uniform thickness film on the substrate by successive plating of the film on the portions of the substrate.

In a further aspect of the invention, an apparatus for plating a film on a substrate in accordance with the invention includes a substrate holder for positioning the substrate for contact with a plating electrolyte. The apparatus has at least one anode for supplying plating current to the substrate and at least one flow controller connected to supply electrolyte contacting the substrate. The at least one flow controller comprises at least three cylindrical walls, a first of the cylindrical walls positioned under a center portion of the substrate extending upward closer to the substrate than a second one of the cylindrical walls positioned under a second portion of the substrate peripheral to the center portion. A drive mechanism is coupled to the substrate holder to drive the substrate holder up and down to control one or more portions of the substrate contacting the electrolyte. At least one control system is coupled to the at least one anode and the at least one flow controller to provide electrolyte and plating current in combination to successive portions of the substrate to provide a continuous, uniform thickness film on the substrate by successive plating of the film on the portions of the substrate.

In yet another aspect of the invention, an apparatus for plating a film on a substrate in accordance with the invention includes a substrate holder for positioning the substrate for contact with a plating electrolyte. The apparatus has at least one anode for supplying plating current to the substrate and at least one flow controller connected to supply electrolyte contacting the substrate. The at least one flow controller comprises at least three cylindrical walls movable upward toward the substrate and downward away from the substrate, to adjust a gap between the substrate and each of the cylindrical walls to control one or more portions of the substrate contacting the electrolyte. A drive mechanism is coupled to the substrate holder to drive the substrate holder up and down to control one or more portions of the substrate contacting the electrolyte. At least one control system is coupled to the at least one anode and the at least one flow controller to provide electrolyte and plating current in combination to successive portions of the substrate to provide a continuous, uniform thickness film on the substrate by successive plating of the film on the portions of the substrate.

In still another aspect of the invention, an apparatus for plating a film on a substrate, includes a substrate holder for positioning the substrate in a body of electrolyte. At least one movable jet anode supplies plating current and electrolyte to the substrate. The movable jet anode is movable in a direction parallel to the substrate surface. A flow controller controls electrolyte flowing through the movable jet anode. At least one control system is coupled to the movable jet anode and the flow controller to provide electrolyte and plating current in combination to successive portions of the substrate to provide a continuous, uniform thickness film on the substrate by successive plating of the film on the portions of the substrate.

In a still further aspect of the invention, an apparatus for plating a film on a substrate includes a substrate holder for positioning the substrate above an electrolyte surface. A first drive mechanism is coupled to the substrate holder to move the substrate holder toward and away from the electrolyte surface to control a portion of a surface of the substrate contacting the electrolyte. A bath for the electrolyte has at least one anode mounted in the bath. A second drive mechanism is coupled to the bath to rotate the bath around a vertical axis to form a substantially parabolic shape of the electrolyte surface. A control system is coupled to the first and second drive mechanisms and to the at least one anode to provide electrolyte and plating current in combination to successive portions of the substrate to provide a continuous, uniform thickness film on the substrate by successive plating of the film on the portions of the substrate.

In yet another aspect of the invention, an apparatus for plating a film on a substrate includes a substrate holder for positioning the substrate above an electrolyte surface. A first drive mechanism is coupled to the substrate holder to move the substrate holder toward and away from the electrolyte surface to control a portion of a surface of the substrate contacting the electrolyte. A second drive mechanism is coupled to the substrate holder to rotate the substrate holder around an axis vertical to the surface of the substrate. A third drive mechanism is coupled to the substrate holder to tilt the substrate holder with respect to the electrolyte surface. A bath for the electrolyte has at least one anode mounted in the bath. A control system is coupled to the first, second and third drive mechanisms and to the at least one anode to provide electrolyte and plating current in combination to successive portions of the substrate to provide a continuous, uniform thickness film on the substrate by successive plating of the film on the portions of the substrate.

In a still further aspect of the invention, a method for plating a film to a desired thickness on a surface of a substrate includes providing a plurality of stacked plating modules and a substrate transferring mechanism. A substrate is picked from a substrate holder with the substrate transferring mechanism. The substrate is loaded into a first one of stacked plating modules with the substrate transferring mechanism. A film is plated on the substrate in the first one of the stacked plating modules. The substrate is returned to the substrate holder with the substrate transferring mechanism.

In another aspect of the invention, an automated tool for plating a film on a substrate includes at least two plating baths positioned in a stacked relationship, at least one substrate holder and a substrate transferring mechanism. A frame supports the plating baths, the substrate holder and the substrate transferring mechanism. A control system is coupled to the substrate transferring mechanism, substrate holder and the plating baths to continuously perform uniform film deposition on a plurality of the substrates.

Method 1: Portion of wafer surface is contacted with electrolyte (static anode)

The above and other objects of the invention are further accomplished by a method for plating a thin film directly on substrate with a barrier layer on top, comprising: 1) flowing electrolyte on a portion of a substrate surface with a barrier layer on the top; and 2) turning on DC or pulse power to plate metal film on the same portion area of substrate until the film thickness reaches the pre-set value; 3) repeating step 1 and 2 for additional portions of the substrate by flowing electrolyte to the same additional portion of substrate; 4) repeating step 3 until the entire substrate surface is plated with a thin seed layer; 5) flowing electrolyte to entire area of the substrate; 6) supplying power to apply positive potential to all anodes to plate the thin film until the film thickness reaches a desired thickness value.

Method 2: Whole wafer surface is contacted by electrolyte (static anodes)

In a further aspect of the invention there is provided another method for plating a thin film directly on a substrate with a barrier layer on top, comprising: 1) flowing electrolyte on the full surface of the substrate; 2) plating the thin film only on a portion of the substrate surface by applying positive potential on an anode close to the same portion of wafer surface and by applying negative potential on all other anodes close to the remainder of the substrate surface until the plated film thickness on the same portion of the substrate reaches a pre-set value; 3) repeating step 2 for an additional portion of the substrate; 4) repeating step 3 until the whole area of substrate is plated with a thin seed layer; 5) plating a thin film on the whole area of the substrate at the same time by applying positive potential to all anodes until the thickness of the film on the whole surface of the substrate reaches a pre-set thickness value.

Method 3: Whole wafer surface is contacted by electrolyte at beginning, and then portion of wafer which has been plated is moved out of electrolyte

In a further aspect of the invention there is provided another method for plating a thin film directly on a substrate with a barrier layer on top, comprising: 1) flowing electrolyte on the full surface of a substrate; 2) plating the thin film only on a portion of the substrate surface by applying positive potential on an anode close to the same portion of the substrate surface and by applying negative potential on all other anodes close to the remainder of the substrate surface until the plated film thickness on the portion of the substrate surface reaches a pre-set value; 3) move the electrolyte only out of contact with the all plated portion of the substrate and keep the electrolyte still touching the rest of the non-plated portion of the substrate; 4) repeat steps 2 and 3 for plating the next portion of the substrate; 5) repeat step 4 until the whole area of the substrate is plated with a thin seed layer; 6) plate a thin film on the whole substrate at the same time by applying positive potential to all anodes and flowing electrolyte on the whole surface of the substrate until the thickness of the film on the whole surface of the substrate reaches a pre-set thickness value.

Method 4: A portion of substrate is contacted by electrolyte at beginning, and then both plated portion and the next portion of the substrate are contacted by electrolyte

In a further aspect of the invention there is provided another method for plating a thin film directly on a substrate with a barrier layer on top, comprising: 1) flowing electrolyte on a first portion of the substrate surface; and 2) plating the thin film only on the first portion of the substrate surface by applying positive potential on an anode close to the first portion of the substrate surface until the plated film thickness on the first portion of the substrate reaches a pre-set value; 3) moving the electrolyte to contact a second portion of the substrate surface and at the same time keep the electrolyte still contacting the first portion of the substrate surface; 4) plating the thin film only on the second portion of the substrate surface by applying positive potential on a anode close to the second portion of the substrate surface and applying a negative potential on an anode close to the first portion of the substrate surface; 5) repeating step 3 and 4 for plating a third portion of the substrate surface; 6) repeating step 4 until the whole area of the substrate surface is plated with a thin seed layer; 7) plating the thin film on the whole wafer at the same time by applying positive potential to all anodes and flowing

electrolyte on the full surface of the substrate until the thickness of the film on the whole surface of the substrate reaches a pre-set thickness value.

Method 5: Portion of substrate surface is contacted with electrolyte (movable anodes)

5 for seed layer plating only

In a further aspect of the invention there is provided another method for plating a thin film directly on a substrate with a barrier layer on top, comprising: 1) flowing electrolyte on a portion of the substrate surface with a barrier layer on the top through a movable jet anode; 2) turning on DC or pulse power to plate a metal film on the portion
10 of the substrate until the film thickness reaches a pre-set value; 3) repeating steps 1 and 2 for an additional portion of the substrate by moving the movable jet anode close to the additional portion of the substrate; 4) repeating step 3 until the whole area of the substrate is plated with a thin seed layer.

15 Method 6: Whole substrate surface is contacted by electrolyte (movable anodes) for seed layer plating only

In a further aspect of the invention there is provided another method for plating a thin film directly on a substrate with a barrier layer on top, comprising: 1) immersing the full surface of a substrate into an electrolyte; 2) plating the thin film only on a first
20 portion of the substrate surface by applying positive potential on a movable anode close to the first portion of the substrate surface; 3) repeating step 2 for additional portions of the substrate by moving the movable anode close to the additional portions of the substrate; 4) repeating step 3 until the whole area of the substrate is plated with a thin seed layer.

25

Apparatus 1: Multiple Liquid Flow Mass Controllers (LMFCs) and Multiple Power Supplies

In a further aspect of the invention there is provided an apparatus for plating a thin film directly on a substrate with a barrier layer on top, comprising: a substrate holder
5 for holding a substrate above an electrolyte surface; at least two anodes, with each anode being separated by an insulating cylindrical wall; a separate liquid mass flow controller for controlling electrolyte flowing through a space between the two cylindrical walls to touch a portion of the substrate; a separate power supply to create a potential between each anode and cathode or the substrate; the portion of the substrate surface will be
10 plated only when the liquid flow controller and power supply corresponding to the portion of the substrate is turned on at the same time.

Apparatus 2: One Common LMFC and Multiple Power Supplies

In a further aspect of the invention there is provided another apparatus for plating
15 a thin film directly on a substrate with a barrier layer on top, comprising: a substrate chuck holding the substrate above an electrolyte surface; a motor driving the substrate holder up or down to control the portion of the surface area contacting the electrolyte; at least two anodes, with each anode being separated by two insulating cylindrical walls, the height of the cylindrical walls being reduced along the outward radial direction of the
20 substrate; one common liquid mass flow controller for controlling electrolyte flowing through spaces between each adjacent cylindrical wall to reach the substrate surface; separate power supplies to create potential between each anode and cathode or the substrate; a portion of the substrate surface is plated only when the anode close to the portion of the substrate is powered to positive potential and the rest of anodes are
25 powered to negative potential and the portion of the substrate is contacted by the electrolyte at the same time. After the plating thickness reaches a seed layer set-value, the substrate is moved up so that the plated portion is out of the electrolyte. This will allow no further plating or etching when other portions of the substrate are plated.

Apparatus 3: Multiple LMFCs and One Common Power Supply

In a further aspect of the invention there is provided another apparatus for plating a thin film directly on a substrate with a barrier layer on top, comprising: a substrate holder holding the substrate above an electrolyte surface; at least two anodes, each anode
5 being separated by two insulating cylindrical walls; a separate liquid mass flow controller for controlling electrolyte flowing through a space between the two cylindrical walls to touch a portion of the substrate; one common power supply to create potential between each anode and cathode or the substrate; a portion of the substrate surface is plated only when its liquid mass flow controller and the power supply are turned on at
10 the same time.

Apparatus 4: One Common LMFC and One Common Power Supply

In a further aspect of the invention there is provided another apparatus for plating a thin film directly on a substrate with a barrier layer on top, comprising: a substrate
15 holder holding the substrate above an electrolyte surface; at least two anodes, each anode being separated by two insulating cylindrical walls; the cylindrical walls can be moved up and down to adjust a gap between the substrate and the top of the cylindrical walls, thereby to control electrolyte to contact a portion of the substrate adjacent to the walls, one liquid mass flow controller for controlling electrolyte flowing through a space
20 between the two cylindrical walls; one power supply to create potential between all anodes and a cathode or the substrate; a portion of the substrate surface will be plated only when the cylindrical wall below the portion of the substrate surface is moved up so that the electrolyte touches the portion of the substrate and the power supply is turned on at the same time.

25

Apparatus 5: Movable Anode with Substrate not Immersed in Electrolyte

In a further aspect of the invention there is provided another apparatus for plating a thin film directly on a substrate with a barrier layer on top, comprising: a substrate holder for holding the substrate above an electrolyte surface; a movable anode jet placed
30 under and close to the substrate, the movable anode jet being capable of moving toward the substrate surface, thereby the electrolyte from the anode jet can be controlled to touch any portion of the substrate; one power supply to create a potential between the movable anode jet and a cathode or the substrate; a portion of substrate surface is plated

only when the portion of the surface is contacted by electrolyte ejected from the movable anode jet.

Apparatus 6: Movable Anode with Substrate Immersed in Electrolyte

5 In a further aspect of the invention there is provided another apparatus for plating a thin film directly on a substrate with a barrier layer on top, comprising: a substrate holder for holding a substrate, with the substrate being immersed in electrolyte; a movable anode jet adjacent to the substrate, the movable anode jet being movable toward the substrate surface, whereby the plating current from the anode jet can be
10 controlled to go to any portion of the substrate; one power supply to create potential between the movable anode jet and a cathode or the substrate; a portion of substrate surface is plated only when the portion of the substrate is close to the movable anode jet.

Method 7: Plating Metal Film on to Substrate through a Fully Automation Plating Tool

15 In a further aspect of the invention there is provided another method for plating a thin film onto a substrate through a fully automated plating tool, comprising: 1) picking up a wafer from a cassette and sending to one of stacked plating baths with a robot; 2) plating metal film on the wafer; 3) after finishing the plating, picking up the plated wafer from the stacked plating bath with the robot and transporting it to one of the stacked
20 cleaning/drying chambers; 4) Cleaning the plated wafer; 5) drying the plated wafer; 6) picking up the dried wafer from the stacked cleaning/drying chamber with the robot and transporting it to the cassette.

Apparatus 7: Fully Automated Tool for Plating Metal Film on to Substrate

25 In a further aspect of the invention there is provided a fully automated tool for plating a metal film onto a substrate, comprising: a robot transporting a wafer; wafer cassettes; multiple stacked plating baths; multiple stacked cleaning/drying baths; an electrolyte tank; and a plumbing box holding a control valve, filter, liquid mass flowing controller, and plumbing. The fully automated tool further comprises a computer and
30 control hardware coupled between the computer and the other elements of the automated tool, and an operating system control software package resident on the computer.

Method 8: Plating thin layer -- Portion of wafer surface is contacted with electrolyte, and then both plated portion and the next portion of wafer are contacted by electrolyte and are plated by metal

In a further aspect of the invention there is provided another method for plating a thin film directly on a substrate with a barrier layer or thin seed layer on top, comprising:

5 1) turning on DC or pulse power; 2) making a first portion of the substrate surface contact an electrolyte, so that a metal film is plated on the first portion of the substrate; 3) when the metal film thickness reaches a pre-set value, repeating step 1 and 2 for one or more additional portions of the substrate by making the one or more additional

10 portions of the substrate contact the electrolyte, while continuing to plate the first portion of the substrate and any previous of the one or more additional portions of the substrate; 4) repeating step 3 until the entire area of the substrate is plated with a thin seed layer.

Method 9: Plating thin layer then thick layer -- Portion of wafer surface is contacted with electrolyte, and then both plated portion and the next portion of wafer are contacted by electrolyte and are plated by metal

In a further aspect of the invention there is provided another method for plating a film directly on substrate with a barrier layer or thin seed layer on top, comprising: 1) turning on DC or pulse power, 2) making a first portion of a substrate surface contact an

20 electrolyte, so that a metal film is plated on the first portion of the substrate; 3) when the metal film thickness reaches a pre-set value, repeating step 1 and 2 for one or more additional portions of the substrate by making the one or more additional portions of the substrate contact the electrolyte, while continuing to plate the first portion of the substrate and any previous of the one or more additional portions of the substrate; 4)

25 repeating step 3 until all portions of the substrate are plated with a thin seed layer; 5) contacting all of the portions of the substrate with the electrolyte; 6) applying positive potential to anodes adjacent to all of the portions of the substrate to plate a film until the film thickness reaches a desired thickness value.

Method 10: Plating a thin layer -- A first portion of wafer surface is contacted by electrolyte initially, and then both the first portion and a second portion of wafer are contacted by electrolyte, but only the second portion of wafer is plated

In a further aspect of the invention there is provided another method for plating a film directly on substrate with a barrier layer or thin seed layer on top, comprising: 1)

applying a positive potential on a first anode close to a first portion of the substrate surface; 2) contacting the first portion of the substrate surface with the electrolyte, so that the film is plated on the first portion of the substrate surface; 3) when the film thickness on the first portion of the substrate surface reaches a pre-set value, further contacting a
5 second portion of the substrate surface while maintaining electrolyte contact with the first portion of the substrate surface; 4) plating the film only on the second portion of the substrate surface by applying positive potential on a second anode close to the second portion of the substrate surface and applying a sufficient positive potential on the first anode close to the first portion of the substrate surface so that the first portion of the
10 substrate surface is not plated but also not depleted; 5) repeating steps 3 and 4 for plating a third portion of the substrate while avoiding deplating of the first and second portions of the substrate surface; 6) repeating step 4 for successive areas of the substrate surface until whole area of the substrate surface is plated with a thin seed layer.

15 Method 11: Plating thin layer then thick layer -- A portion of wafer is contacted by electrolyte at beginning, and then both plated portion and the next portion of wafer are contacted by electrolyte, and only the next portion of wafer is plated

In a further aspect of the invention there is provided another method for plating a film directly on substrate with a barrier layer or thin seed layer on top, comprising: 1)
20 contacting a first portion of a substrate area with an electrolyte; and 2) plating thin film only on the first portion of the substrate surface by applying positive potential on a first anode close to the same portion of wafer surface until a plated film thickness on the first portion of the substrate surface reaches a pre-set value; 3) further contacting a second portion of the substrate surface while maintaining electrolyte contact with the first
25 portion of the substrate surface; 4) plating the film only on the second portion of the substrate surface by applying positive potential on a second anode close to the second portion of the substrate surface and applying a sufficient positive potential on the first anode close to the first portion of the substrate surface so that the first portion of the substrate surface is not plated but also not depleted; 5) repeating steps 3 and 4 for plating
30 a third portion of the substrate while avoiding deplating of the first and second portions of the substrate surface; 6) repeating step 4 until whole area of the substrate surface is plated with a thin seed layer; 7) plating a further metal film on the whole wafer at the same time by applying positive potential to all anodes and contacting the whole area of

the substrate surface until a thickness of the further film on the whole substrate surface reaches a desired thickness value.

Apparatus 8: Rotating plating bath to form parabolic shape of electrolyte (single-anode)

5 In a further aspect of the invention there is provided another apparatus for plating a film directly on a substrate with a barrier layer or thin seed layer on top, comprising: a substrate chuck holding the substrate above an electrolyte surface; a motor driving the substrate holder up or down to control the portion of the surface area contacting the electrolyte; a bath with an anode immersed; a liquid mass flow controller for controlling
10 electrolyte flowing to contact the substrate; a power source to create potential between the anode and a cathode or substrate; another motor driving the plating bath to rotate around its central axis at such a speed that a surface of the electrolyte surface forms a parabolic shape; a portion of the substrate surface is plated only when the liquid mass flow controller and the power supply are turned on at the same time. After a plating
15 thickness reaches a seed layer predetermined value, the substrate is moved down so that the next portion of the substrate is contacting the electrolyte and is plated.

Apparatus 9: Rotating plating bath to form parabolic shape of electrolyte (multi-anodes)

In a further aspect of the invention there is provided another apparatus for plating
20 a film directly on a substrate with a barrier layer or thin seed layer on top, comprising: a substrate chuck holding the substrate above an electrolyte surface; a motor driving the substrate holder up or down to control the portion of the surface area contacting the electrolyte; at least two anodes, each anode being separated by two insulating cylindrical walls; a separate liquid mass flow controller for controlling electrolyte flowing through a
25 space between the two cylindrical walls to contact a portion of the substrate; separate power supplies to create potential between each anode and cathode or the substrate; another motor driving the plating bath to rotate around its central axis at such a speed that a surface of the electrolyte surface forms a parabolic shape; a portion of the substrate surface will be plated only when the anode close to that portion of the substrate is
30 powered to positive as well as that portion of the substrate surface is contacted by electrolyte at the same time. After a plating thickness reaches a predetermined value, the substrate is moved down so that the next portion of the substrate is contacting the electrolyte and is plated.

Apparatus 10: Tilting wafer holder around y-axis or x-axis (single-anode)

In a further aspect of the invention there is provided another apparatus for plating a film directly on a substrate with a barrier layer or thin seed layer on top, comprising: a substrate chuck holding the substrate above an electrolyte surface, the substrate holder
5 being rotatable around a z-axis, and also tiltable around a y-axis or an x-axis; an anode; a liquid mass flow controller for controlling the electrolyte to contact the substrate; a power source to create potential between the anode and a cathode or substrate; a peripheral portion of the substrate surface will be plated only when the substrate chuck is tilted around the y-axis or x-axis and is rotated around the z-axis so that the peripheral
10 portion of the substrate is contacted by electrolyte, and the liquid mass flow controller and power source are turned on at the same time.

Apparatus 11: Tilting rotation axis of wafer holder (multi-anodes)

In a further aspect of the invention there is provided another apparatus for plating
15 a film directly on a substrate with a barrier layer or thin seed layer on top, comprising: a substrate chuck holding the substrate above an electrolyte surface, the substrate holder being rotatable around a z-axis, and also tiltable around a y-axis or an x-axis; at least two anodes, each anode being separated by two insulating cylindrical walls; a separate liquid mass flow controller for controlling electrolyte flowing through a space between the two
20 cylindrical walls to contact a portion of the substrate; separate power supplies to create potential between each anode and cathode or the substrate; a peripheral portion of the substrate surface will be plated only when the substrate chuck is tilted around the y-axis or x-axis and is rotated around the z-axis so that the peripheral portion of the substrate is contacted by electrolyte, and the liquid mass flow controllers and power source are
25 turned on at the same time.

Apparatus 12: Rotating plating bath to form parabolic shape of electrolyte and tilting wafer holder around y-axis or x-axis (single-anode)

In a further aspect of the invention there is provided another apparatus for plating
30 a film directly on a substrate with a barrier layer or thin seed layer on top, comprising: a substrate chuck holding the substrate above an electrolyte surface; a motor driving the substrate holder up or down to control the portion of the surface area contacting the electrolyte; the substrate holder being rotatable around a z-axis, and also tiltable around a y-axis or an x-axis; an anode; a liquid mass flow controller for controlling the electrolyte

to contact the substrate; a power source to create potential between the anode and a cathode or substrate; another motor driving the plating bath to rotate around its central axis at such a speed that a surface of the electrolyte surface forms a parabolic shape; a peripheral portion of the substrate surface will be plated only when the substrate chuck is
5 tilted around the y-axis or x-axis and is rotated around the z-axis so that the peripheral portion of the substrate is contacted by electrolyte, and the liquid mass flow controller and power source are turned on at the same time.

10 Apparatus 13: Rotating plating bath to form parabolic shape of electrolyte and tilting wafer holder around y-axis or x-axis (multi-anodes)

In a further aspect of the invention there is provided another apparatus for plating a film directly on a substrate with a barrier layer or thin seed layer on top, comprising: a substrate chuck holding the substrate above an electrolyte surface; a motor driving the substrate holder up or down to control the portion of the surface area contacting the
15 electrolyte; the substrate holder being rotatable around a z-axis, and also tiltable around a y-axis or an x-axis; at least two anodes, each anode being separated by two insulating cylindrical walls, the cylindrical walls being closer to the substrate at its center than at its edge; a separate liquid mass flow controller for controlling electrolyte flowing through a space between the two cylindrical walls to contact a portion of the substrate; separate
20 power supplies to create potential between each anode and cathode or the substrate; another motor driving the plating bath to rotate around its central axis at such a speed that a surface of the electrolyte surface forms a parabolic shape; a portion of the substrate surface will be plated only when the anode close to that portion of the substrate is powered to positive as well as that portion of the substrate surface being contacted by
25 electrolyte at the same time. After a plating thickness reaches a predetermined value, the substrate is moved down so that the next portion of the substrate is contacted by the electrolyte and is plated.

The central idea of this invention for plating a metal film without using a seed
30 layer produced by a process other than plating is to plate one portion of wafer a time to reduce current load to a barrier layer, since the barrier layer typically has 100 times higher resistivity than a copper metal film. For details, please see following theoretical analysis.

The attainment of the foregoing and related objects, advantages and features of the invention should be more readily apparent to those skilled in the art, after review of the following more detailed description of the invention, taken together with the drawings, in which:

5

BRIEF DESCRIPTION OF THE DRAWINGS

Figure 1A is a portion of a prior art plating apparatus, useful for understanding the invention.

Figure 1B is a plan view of a substrate shown in Figure 1.

10 Figure 2 is a corresponding plan view of a substrate during plating in accordance with the invention.

Figure 3A is a plan view of a portion of a plating apparatus in accordance with the invention.

15 Figure 3B is a view, partly in cross section, taken along the line 3B--3B in Figure 3A, and partly in block diagram form, of a plating apparatus in accordance with the invention.

Figure 4A is a plan view of a substrate ready for plating in accordance with the invention.

20 Figure 4B is a cross section view, taken along the line 4A--4A of the substrate in Figure 4A.

Figure 5 is a set of waveform diagrams, useful for understanding operation of the Figures 3A-3B embodiment of the invention.

Figures 6A and 6B are partial cross section views of plated substrates, useful for further understanding of the invention.

25 Figures 7 and 8 are additional sets of waveform diagrams, useful for a further understanding operation of the Figures 3A-3B embodiment of the invention.

Figures 9A-9D are plan views of portions of alternative embodiments of plating apparatuses in accordance with the invention.

30 Figure 10 is a plot of waveforms obtained in operation of apparatus in accordance with the invention.

Figure 11 is a flow diagram for a process in accordance with the invention.

Figure 12 is a set of waveform diagrams for an another embodiment of a process in accordance with the invention.

Figure 13A is a plan view of a portion of a second embodiment of a plating apparatus in accordance with the invention.

Figure 13B is a view, partly in cross section, taken along the line 13B--13B in Figure 13A, and partly in block diagram form, of the second embodiment of a plating
5 apparatus in accordance with the invention.

Figure 14A is a plan view of a portion of a third embodiment of a plating apparatus in accordance with the invention.

Figure 14B is a view, partly in cross section, taken along the line 14B--14B in Figure 14A, and partly in block diagram form, of the third embodiment of a plating
10 apparatus in accordance with the invention.

Figure 15A is a plan view of a portion of a fourth embodiment of a plating apparatus in accordance with the invention.

Figure 15B is a view, partly in cross section, taken along the line 15B--15B in Figure 15A, and partly in block diagram form, of the fourth embodiment of a plating
15 apparatus in accordance with the invention.

Figure 16A is a plan view of a portion of a fifth embodiment of a plating apparatus in accordance with the invention.

Figure 16B is a view, partly in cross section, taken along the line 16B--16B in Figure 16A, and partly in block diagram form, of the fifth embodiment of a plating
20 apparatus in accordance with the invention.

Figure 17 is a cross section view of a portion of a fifth embodiment of a plating apparatus in accordance with the invention.

Figure 18A is a plan view of a portion of a sixth embodiment of a plating apparatus in accordance with the invention.

Figure 18B is a view, partly in cross section, taken along the line 18B--18B in Figure 18A, and partly in block diagram form, of the sixth embodiment of a plating
25 apparatus in accordance with the invention.

Figure 19A is a plan view of a portion of a seventh embodiment of a plating apparatus in accordance with the invention.

Figure 19B is a view, partly in cross section, taken along the line 19B--19B in Figure 19A, and partly in block diagram form, of the seventh embodiment of a plating
30 apparatus in accordance with the invention.

Figures 20A and 20B are views, partly in cross section and partly in block diagram form, of an eighth embodiment of a plating apparatus in accordance with the invention.

Figures 21A and 21B are views, partly in cross section and partly in block diagram form, of a ninth embodiment of a plating apparatus in accordance with the invention.

Figure 22A is a plan view of a portion of a tenth embodiment of a plating apparatus in accordance with the invention.

Figure 22B is a view, partly in cross section, taken along the line 22B--22B in Figure 22A, and partly in block diagram form, of the tenth embodiment of a plating apparatus in accordance with the invention.

Figures 23A and 23B are plan views of a portion of eleventh and twelfth embodiments of plating apparatus in accordance with the invention.

Figure 24A is a plan view of a portion of a thirteenth embodiment of a plating apparatus in accordance with the invention.

Figure 24B is a view, partly in cross section, taken along the line 24B--24B in Figure 24A, and partly in block diagram form, of the thirteenth embodiment of a plating apparatus in accordance with the invention.

Figures 25A-25C are plan views of a portion of fourteenth, fifteenth and sixteenth embodiments of plating apparatus in accordance with the invention.

Figure 26A is a plan view of a portion of a seventeenth embodiment of a plating apparatus in accordance with the invention.

Figure 26B is a view, partly in cross section, taken along the line 26B--26B in Figure 26A, and partly in block diagram form, of the seventeenth embodiment of a plating apparatus in accordance with the invention.

Figures 27 and 28 are plan views of a portion of eighteenth and nineteenth embodiments of plating apparatus in accordance with the invention.

Figures 29A-29C are plan views of a portion of twentieth, twenty first and twenty second embodiments of plating apparatus in accordance with the invention.

Figure 30A is a plan view of a portion of a twenty third embodiment of a plating apparatus in accordance with the invention.

Figure 30B is a view, partly in cross section, taken along the line 30B--30B in Figure 30A, and partly in block diagram form, of the twenty third embodiment of a plating apparatus in accordance with the invention.

Figure 31A is a plan view of a portion of a twenty fourth embodiment of a plating apparatus in accordance with the invention.

Figure 31B is a view, partly in cross section, taken along the line 31B--31B in Figure 31A, and partly in block diagram form, of the twenty fourth embodiment of a plating apparatus in accordance with the invention.

Figure 32A is a plan view of a portion of a twenty fifth embodiment of a plating apparatus in accordance with the invention.

Figure 32B is a view, partly in cross section, taken along the line 32B--32B in Figure 32A, and partly in block diagram form, of the twenty fifth embodiment of a plating apparatus in accordance with the invention.

Figure 33A is a plan view of a portion of a twenty sixth embodiment of a plating apparatus in accordance with the invention.

Figure 33B is a view, partly in cross section, taken along the line 33B--33B in Figure 33A, and partly in block diagram form, of the twenty sixth embodiment of a plating apparatus in accordance with the invention.

Figures 34A-34D are cross section views of a portion of twenth seventh through thirtieth embodiments of plating apparatus in accordance with the invention.

Figure 35 shows a substrate during plating with a process in accordance with the invention.

Figures 36A-36D are plan views of thirty first through thirty fourth embodiments of plating apparatus in accordance with the invention.

Figures 37A and 37B are cross section views of a portion of thirty fifth and thirty sixth embodiments of plating apparatus in accordance with the invention.

Figure 38A is a plan view of a portion of a thirty seventh embodiment of a plating apparatus in accordance with the invention.

Figure 38B is a view, partly in cross section, taken along the line 38B--38B in Figure 38A, and partly in block diagram form, of the thirty seventh embodiment of a plating apparatus in accordance with the invention.

Figure 39 is a set of waveform diagrams useful for understanding operation of the plating apparatus in Figures 38A and 38B.

Figure 40 is a plan view of a portion of a thirty eighth embodiment of a plating apparatus in accordance with the invention.

Figure 40B is a view, partly in cross section, taken along the line 40B--40B in Figure 40A, and partly in block diagram form, of the thirty eighth embodiment of a plating apparatus in accordance with the invention.

Figure 41A is a plan view of a portion of a thirty ninth embodiment of a plating
5 apparatus in accordance with the invention.

Figure 41B is a view, partly in cross section, taken along the line 41B--41B in Figure 41A, and partly in block diagram form, of the thirty ninth embodiment of a plating apparatus in accordance with the invention.

Figure 42A is a plan view of a portion of a fortieth embodiment of a plating
10 apparatus in accordance with the invention.

Figure 42B is a view, partly in cross section, taken along the line 42B--42B in Figure 42A, and partly in block diagram form, of the fortieth embodiment of a plating apparatus in accordance with the invention.

Figures 43 and 44 are sets of waveform diagrams useful for understanding
15 operation of the embodiment of Figures 42A and 42B.

Figure 45A is a plan view of a portion of a forty first embodiment of a plating apparatus in accordance with the invention.

Figure 45B is a view, partly in cross section, taken along the line 45B--45B in Figure 45A, and partly in block diagram form, of the forty first embodiment of a plating
20 apparatus in accordance with the invention.

Figure 46A is a plan view of a portion of a forty second embodiment of a plating apparatus in accordance with the invention.

Figure 46B is a view, partly in cross section, taken along the line 46B--46B in Figure 46A, and partly in block diagram form, of the forty second embodiment of a
25 plating apparatus in accordance with the invention.

Figure 47A is a plan view of a portion of a forty third embodiment of a plating apparatus in accordance with the invention.

Figure 47B is a view, partly in cross section, taken along the line 47B--47B in Figure 47A, and partly in block diagram form, of the forty third embodiment of a plating
30 apparatus in accordance with the invention.

Figure 48A is a plan view of a portion of a forty fourth embodiment of a plating apparatus in accordance with the invention.

Figure 48B is a view, partly in cross section, taken along the line 48B--48B in Figure 48A, and partly in block diagram form, of the forty fourth embodiment of a plating apparatus in accordance with the invention.

Figure 49A is a plan view of a portion of a forty fifth embodiment of a plating
5 apparatus in accordance with the invention.

Figure 49B is a view, partly in cross section, taken along the line 49B--49B in Figure 49A, and partly in block diagram form, of the forty fifth embodiment of a plating apparatus in accordance with the invention.

Figure 50 is a view, partly in cross section and partly in block diagram form, of a
10 forty sixth embodiment of a plating apparatus in accordance with the invention.

Figure 51 is a view, partly in cross section and partly in block diagram form, of a forty seventh embodiment of a plating apparatus in accordance with the invention.

Figures 52A-52C are schematic top, cross section and side views of a first embodiment of a plating system in accordance with the invention.

Figure 53 is a flow diagram of operation of a portion of software for controlling
15 the plating system of Figure 52.

Figures 54A-54C are schematic top, cross section and side views of a second embodiment of a plating system in accordance with the invention.

Figures 55 and 56 are schematic top views of third and fourth embodiments of
20 plating systems in accordance with the invention.

Figures 57A-57C are schematic top, cross section and side views of a plating system in accordance with the invention.

Figure 58A is a plan view of a portion of a forty eighth embodiment of a plating apparatus in accordance with the invention.

Figure 58B is a view, partly in cross section, taken along the line 58B--58B in Figure 58A, and partly in block diagram form, of the forty eighth embodiment of a plating apparatus in accordance with the invention.

Figure 59 is a set of waveform diagrams showing power supply on/off sequences in use of the Figures 58A-58B embodiment during plating.

Figure 60A is a plan view of a portion of a forty ninth embodiment of a plating
30 apparatus in accordance with the invention.

Figure 60B is a cross section view, partly taken along the line 60B--60B in Figure 60A, of the forty ninth embodiment of a plating apparatus in accordance with the invention.

Figure 61 is a partly cross section and partly schematic view of a fiftieth embodiment of a plating apparatus in accordance with the invention.

Figures 62-71 are schematic views of fifty first through sixtieth embodiments of plating apparatuses in accordance with the invention.

5

DETAILED DESCRIPTION OF THE INVENTION

Turning now to the drawings, more particularly to Figures 1A-1B, there is shown a portion of a prior art plating apparatus, useful for understanding the present invention.

10 Theoretical calculation of potential difference between center and edge of wafer during conventional plating

15 Figs. 1A shows a cross section view of a conventional fountain type plating tool and a semiconductor wafer 31 with a thin barrier layer 400. The following theoretical calculation is for determining the potential difference between the center and the periphery of the wafer during normal plating. Assuming plating current density on the whole wafer surface is the same, the potential difference can be calculated by the following formula:

$$20 \quad V = \left(\frac{I_0 \rho_s}{4\pi r_0^2} \right) (r^2 - r_0^2) \quad (1)$$

where: r is the radius (cm), r_0 is the radius of a wafer (cm), I_0 is the total plating current flow to the wafer (Amp.), ρ_s is the sheet resistance of barrier layer (Ω/square).

25 Assuming the atomic radius = 3 \AA , then we can calculate that the surface density is $1\text{E}15 \text{ atom}/\text{cm}^2$. The density of current flowing to the wafer can be expressed as:

$$30 \quad I_D = \left(\frac{2 \times 1\text{E}15}{60} \right) \left(\frac{q \text{ P.R.}}{D_{\text{atom}}} \right) \quad (2)$$

where, I_D is the plating current density (A/cm^2), q is the charge of an electron (C), P.R. is the plating rate ($\text{\AA}/\text{min}$), D_{atom} is the diameter of an atom. Substitute P.R. = 2000 $\text{\AA}/\text{min}$, $q = 1.82E-19$ C, and $= 3 \text{\AA}$ into eq.(2):

5

$$I_D = \left(\frac{2 \times 1E15}{60} \right) \left(\frac{1.62E-19 \times 2000.}{3} \right) = 3.6 E-3 A/cm^2 \quad (3)$$

10 Total current flowing to a 200 mm wafer is

$$I_0 = \pi r_0^2 I_D = 3.14 \times 100 \times 3.6E-3 = 1.13 \text{ Amp.} \quad (4)$$

Sheet resistance depends on thickness of film, and the method of depositing the film.
 15 Sheet resistance at thickness of 200 \AA and deposited by a normal PVD or CVD method is in a range of 100 to 300 Ω/square . Substituting above $I_0 = 1.13$ Amp., $\rho_s = 100$ to 300 Ω/square , and $r = 0$, $r_0 = 10$ cm into eq.(1), the potential difference between the center and the periphery (edge) of the wafer is:

20 $V = 8.96$ to 26.9 Volt. (5)

The normal plating voltage in acid Cu plating is in a range of 2 to 4 Volts. It is clear that such a potential difference will make it impossible to plate directly onto barrier layer by a conventional plating tool. Even though metal still can be plated on the center
 25 of the wafer by using over voltage, a substantial quantity of H^+ ions will come out together with metal ions at the periphery of the wafer, which makes a poor quality of metal film. For the semiconductor interconnect application, plated copper film will have a very large resistivity, and poor morphology.

30 Theoretical calculation of potential difference between outside and inside of plating area during plating of the invention

As shown in Fig. 2, the invention only plates a portion of wafer at one time. The potential difference between the position at radius r_2 and the position at radius r_1 can be expressed as:

$$\begin{aligned}
 V_{21} &= \int dv = \int I dR = \int I_D (\pi r_2^2 - \pi r_1^2) (\rho_s / 2\pi r) dr \\
 &= (I_D \rho_s / 2) [(0.5 r_2^2 - r_1^2 \ln r_2) - (0.5 r_1^2 - r_1^2 \ln r_1)] \quad (6)
 \end{aligned}$$

The worst case is on the periphery of the wafer. Substitute $r_1 = 9$ cm, $r_2 = 10$ cm, $I_D = 3.6E-3$ Amp. (corresponding to P.R. = 2000 Å/min), $\rho_s = 100$ to 300 Ω/square into eq.(6):

$$V_{21} = 0.173 \text{ to } 0.522 \text{ Volts} \quad (7)$$

Hydrogen overvoltage is about 0.83 V. It is clear that no hydrogen comes out during plating in accordance with the invention.

DESCRIPTION OF PREFERRED EMBODIMENTS

In describing the variety of embodiments of the invention, corresponding parts in different figures are designated with the same reference number in order to minimize repetitive description.

1. Multiple power supplies and multiple LMFCs

Figs. 3A-3B are schematic views of one embodiment of the apparatus for plating a conductive film directly on a substrate with a barrier layer on top in accordance with the present invention. The plating bath includes anode rod 1 placed in tube 109, and anode rings 2, and 3 placed between cylindrical walls 107 and 105, 103 and 101, respectively. Anodes 1, 2, and 3 are powered by power supplies 13, 12, and 11, respectively. Electrolyte 34 is pumped by pump 33 to pass through filter 32 and reach inlets of liquid mass flow controllers (LMFCs) 21, 22, and 23. Then LMFCs 21, 22 and 23 deliver electrolyte at a set flow rate to sub-plating baths containing anodes 3, 2 and 1,

respectively. After flowing through the gap between wafer 31 and the top of the cylindrical walls 101, 103, 105, 107 and 109, electrolyte flows back to tank 36 through spaces between cylindrical walls 100 and 101, 103 and 105, and 107 and 109, respectively. A pressure leak valve 38 is placed between the outlet of pump 33 and electrolyte tank 36 to leak electrolyte back to tank 36 when LMFCs 21, 22, 23 are closed. Bath temperature is controlled by heater 42, temperature sensor 40, and heater controller 44. A wafer 31 held by wafer chuck 29 is connected to power supplies 11, 12 and 13. A drive mechanism 30 is used to rotate wafer 31 around the z axis, and oscillate the wafer in the x, y, and z directions shown. The LMFCs are anti-acid or anti corrosion, and contamination free type mass flow controllers of a type known in the art. Filter 32 filters particles larger than 0.1 or 0.2 μm in order to obtain a low particle added plating process. Pump 33 should be an anti-acid or anticorrosion, and contamination free pump. Cylindrical walls 100, 1001, 103, 105, 107 and 109 are made of electrically insulating, anti-acid or anti-corrosion, and non-acid dissolved, metal free materials, such as tetrafluoroethylene, polyvinyl chloride (PVC), polyvinylidene fluoride (PVDF), polypropylene, or the like.

Figs. 4A-4B show the wafer 31 with barrier layer 203 on top. The barrier layer 203 is used to block diffusion of the plated metal into the silicon wafer. Typically, titanium nitride or tantalum nitride are used. In order to reduce the contact resistance between the cathode lead wire and the barrier layer, a metal film 201 is deposited by PVD or CVD on the periphery of wafer 31. The thickness of metal film 201 is in a range of 500 Å to 2000 Å. The material of film 201 is preferably the same as that plated later. For example, Cu is preferably chosen as material of film 201 for plating a Cu film.

25 1A. Process steps for plating conductive film (or seed layer) directly on barrier layer.

Step 1: Turn on LMFC 21 only, so that electrolyte only touches a portion of wafer 31 above anode 3.

Step 2: After the flow of electrolyte is stabilized, turn on power supply 11. Positive metal ion will be plated onto portion area of wafer 31 above anode 3.

30 Step 3: When the thickness of the metal conductive film reaches the set-value or thickness, turn off power supply 11 and turn off LMFC 21.

Step 4: Repeat step 1 to 3 for anode 2, using LMFC 22 and power supply 12.

Step 5: Repeat step 4 for anode 1, using LMFC 23 and power supply 13.

During the above plating process, the power supplies can be operated in DC mode, pulse mode, or DC pulse mixed mode. In DC mode, the power supplies can be operated in a constant current mode, or a constant voltage mode, or a combination of the constant current mode and constant voltage mode. The combination of the constant current mode and constant voltage mode means that the power supply can be switched from one mode to the other mode during the plating process. Fig 5 shows each power on/off sequence during a representative seed layer plating. T_p is called plating time, i.e. positive pulse on time during one cycle; T_e is called etching time, i.e. negative pulse on time during one cycle. T_e/T_p is called the etching plating ratio. It is generally in the range of 0 to 1. As shown in Fig. 6A and 6B, a large ratio of T_e/T_p means better gap filling or less cusping, but a lower plating rate. A small ratio of T_e/T_p means a higher plating rate, but poor gap filling or more cusping.

1B. Process steps for succeeding metal plating on the metal seed layer plated in process

1A.

Step 6: Turn on LMFCs 21, 22, and 23. In principle, the flow rate of electrolyte from each LMFC is set as proportional to wafer area covered by the corresponding anode.

Step 7: After all flow is stabilized, turn on power supplies 11, 12, and 13. In principle, the current of each power supply is also set as proportional to the wafer area covered by corresponding anode.

Step 8: Turn off power supplies 11, 12, and 13 at the same time when plating current is used as thickness uniformity tuning variable. Alternatively, the power supplies can be turned off at different times for adjusting plating film thickness uniformity.

Fig. 7 shows a representative sequence for plating metal film on the pre-plated metal seed layer. As mentioned above, total plating time T_3 , T_2 , and T_1 can be the same when using the plating current as a variable to tune thickness uniformity within wafer, or can be different when using plating time to tuning the thickness uniformity within a wafer.

The number of anodes can be any number larger than 1. The more electrodes, the better film uniformity can be expected. Considering a trade off between the performance and cost, the number of the anodes is typically 7 to 20 for plating a 200 mm wafer, and 10 to 30 for plating a 300 mm wafer.

As shown in Fig. 8, instead of using the bipolar pulse wave form (a), a modified sine-wave pulse wave form (b), a unipolar pulse wave form (c), a pulse reverse wave form (d), a pulse-on-pulse wave form (e), or a duplex pulse wave form (f) can be used.

In a seed layer plating process, a sequence of anode 3, then anode 2, and then anode 1 is usually preferred, but the plating sequence can also be as follows:

- 1) anode 1, then anode 2, and then anode 3;
- 2) anode 2, then anode 1, and then anode 3;
- 3) anode 2, then anode 3, and then anode 1;
- 4) anode 3, then anode 1, and then anode 2; or
- 5) anode 1, then anode 3, and then anode 2

Figs. 9A-9D show schematic cross section views of other embodiments of anode and wall shapes. It can be seen that the wafer area above the space between electrode 103 and 105 receives less plating current than the wafer area above anode 3 does in the case of Fig. 3. This causes thickness variation across the wafer if wafer is only rotated during plating process. In order to plate a better uniformity of film without oscillating wafer in the x and y directions, the shape of the anodes and walls can be, for example, a triangle, square, rectangle, pentagon, polygon, or ellipse. In these ways, the plating current distribution can be averaged out across the wafer.

Fig. 10 shows a mechanism to verify if the seed layer becomes a continuous film across the whole wafer. Since the resistivity of a barrier layer (Ti/TiN or Ta/TaN) is about 50 to 100 times that of metallic copper, the potential difference between an edge and the center before plating a seed layer is much higher than that after plating a continuous copper seed layer. This resistance can be calculated by measuring the output voltage and current of power supplies 11, 12 and 13 as shown in Fig. 10. When the seed layer becomes a continuous film, the loading resistance reduces significantly. In this way, it also can be determined which area is not covered by a continuous film. For instance:

Logic Table 1

- 1) if V_{11} , V_{12} are small, and V_{13} is large, then the film on the wafer area above anode 1 is not continuous;
 - 2) if V_{11} is small, and V_{12} and V_{13} are large, then at least the film on the wafer area above anode 2 is not continuous;
- further under condition (2),

if V_{12} and V_{13} are close to each other, then the film on the wafer area above anode 1 is continuous;

if V_{12} and V_{13} are significantly different, then the film on the wafer area above anode 1 is not continuous;

5 3) if V_{11} , V_{12} and V_{13} are large, then at least the film on the wafer area above anode 3 is not continuous;

further under condition (3)

if V_{12} and V_{13} are significantly different, then the film on the wafer areas above anode 2 and anode 1 are not continuous;

10 If V_{11} and V_{12} are significantly different, and V_{12} and V_{13} are close to each other, then the film on the wafer area above anode 2 is not continuous, but the film on the wafer area above area 1 is continuous;

 If V_{11} and V_{12} are close to each other, and V_{12} and V_{13} are significantly different, then the film on the wafer area anode 2 is continuous, and the film on the wafer
15 area above anode 1 is not continuous.

 If V_{12} and V_{13} are close to V_{11} , then the film on the wafer areas above anode 1 and 2 are continuous.

Through a logic check as shown in Fig. 11, it can be figured out where the seed layer is continuous. Then further seed layer plating can be performed.

20 Fig. 12 shows a process sequence for plating a seed layer with the whole area wafer immersed in electrolyte employing the embodiment of Figs. 3A-3B. In the first half cycle, the wafer area above anode 3 is in plating mode, and wafer areas above anode 2 and 1 are in etching mode. In the second half cycle, the wafer area above anode 3 is in etching mode, and wafer areas above anodes 2 and 1 are in plating mode. In this way,
25 part of the plating current is cancelled by etching current, and therefore total current flow to the periphery of the wafer is significantly reduced. Instead of using a bipolar pulse wave form, other pulse wave forms as shown in Fig. 7 also can be used.

 Figs. 13A-13B show another embodiment of apparatus for plating a conductive film in accordance with the present invention. The embodiment of Figs. 13A-13B is
30 similar to that of Figs. 3A-3B except that LMFCs 21, 22 and 23 are replaced by valves 51, 52, 53 and LMFC 55. Valves 51, 52 and 53 are on/off valves. The flow rate setting of LMFC 55 is determined by the status of each valve as follows:

$$\text{Flow rate setting of LMFC 55} = \text{F.R. 3} \times f(\text{valve 51}) +$$

$$\text{F.R. 2} \times f(\text{valve 52}) +$$

$$\text{F.R. 1} \times f(\text{valve 53})$$

where: F.R. 1 is the flow rate setting for anode 1, F.R. 2 the flow rate setting for anode 2,
 5 and F.R. 3 is the flow rate setting for anode 3, and $f(\text{valve \#})$ is the valve status function defined as follows:

$$f(\text{valve \#}) = 1, \text{ when valve \# is turned on;}$$

$$0, \text{ when valve \# is turned off.}$$

Figs. 14A-14B show another embodiment of apparatus for plating a conductive
 10 film in accordance with the present invention. The embodiment of Figs. 14A-14B is similar to that of Figs. 3A-3B except that LMFCs 21, 22 and 23 are replaced by on/off valves 51, 52, 53 and three pumps 33. Electrolyte flowing to each anode is controlled independently by one pump 33 and one on/off valve.

Figs. 15A-15B show another embodiment of apparatus for plating a conductive
 15 film in accordance with the present invention. The embodiment of Figs. 15A-15B is similar to that of Figs. 3A-3B except that additional anodes 5 and 4 are added between cylindrical walls 109 and 107, and between cylindrical walls 103 and 105, respectively, anode 3 and cylindrical wall 101 are taken out, and on/off valves 81, 82, 83, 84 are inserted between the outlet of LMFCs 21, 22, 23, 24 and tank 36.

20

2A. Process steps for plating conductive film (or seed layer) directly on barrier layer.

Step 1: Turn on LMFC 21 and valves 82, 83, and 84; turn off LMFCs 22, 23, 24 and valve 81, so that electrolyte only touches the portion of the wafer above anode 4, and then flows back to tank 36 through return path spaces between cylindrical walls 100 and
 25 103, through valves 82, 83, and 84.

Step 2: After flow of electrolyte stabilized, turn on power supply 11. Positive metal ions will be plated onto the portion of wafer 31 above anode 4.

Step 3: When the thickness of the conductive film reaches the predetermined set-value or thickness, turn off power supply 11 and turn off LMFC 21.

30 Step 4: Repeat step 1 to 3 for anode 3 (turn on LMFC 22, valves 81, 83, 84, and power supply 12, and turn off LMFCs 21, 23, 24, valve 82, power supplies 11, 13, 14).

Step 5: Repeat step 4 for anode 2 (turn on LMFC 23, valves 81, 82, 84, and power supply 13, and turn off LMFCs 21, 22, 24, valve 83, and power supplies 11, 12, 14).

Step 6: Repeat step 4 for anode 1 (turn on LMFC 24, valves 81, 82, 83, and power supply 14, and turn off LMFCS 21, 22, 23, valve 84, and power supplies 11, 12, 13).

In the above seed layer plating process, instead of plating from the periphery of the wafer to the center of the wafer, the plating also can be performed from the center to the periphery, or can be performed with a randomly chosen anode sequence.

2B. Process steps for succeeding metal plating on the metal seed layer plated in process

2A.

Step 7: Turn on LMFCS 21, 22, 23 and 24 and turn off valves 81, 82, 83, 84. In principle, the flow rate of electrolyte from each LMFC is set as proportional to the wafer area covered by the corresponding anode.

Step 8: After all flow is stabilized, turn on power supplies 11, 12, 13 and 14. In principle, the current of each power supply is set as proportional to the wafer area covered by the corresponding anode.

Step 9: Turn off power supplies 11, 12, 13 and 14 at the same time when plating current is used as thickness uniformity tuning variable. The power supplies can also be turned off at different times for adjusting plating film thickness uniformity.

Figs. 16A-16B show another embodiment of apparatus for plating a conductive film in accordance with the present invention. The embodiment of Figs. 16A-16B is similar to that of Figs. 15A-15B except that on/off valves 81, 82, 83, 84 are removed, and the electrolyte return path is reduced to only one between cylindrical walls 100 and 103.

3A. Process steps for plating conductive film (or seed layer) directly on barrier layer.

Step 1: Turn on LMFC 21 only, turn off LMFCS 22, 23, 24. The whole wafer is immersed in the electrolyte. However, only the portion of wafer above anode 4 faces the flowing electrolyte from LMFC 21.

Step 2: After the flow of electrolyte stabilized, turn on power supply 11 to output positive potential to electrode 4 and turn on power supplies 12, 13, and 14 to output negative potential to electrode 3, 2, and 1, respectively. Therefore, positive metal ions will be plated only onto the portion of wafer 31 above anode 4.

Step 3: When the thickness of the conductive film reaches the predetermined set-value or thickness, turn off power supply 11 and turn off LMFC 21.

Step 4: Turn on LMFC 22 only, turn off LMFCS 21, 23, 24. In this way, even whole wafer area is immersed in the electrolyte, only the wafer area above anode 3 is facing the flowing electrolyte from LMFC 22.

Step 5: Repeat step 2 to 3 for anode 3 (turn on power supply 12 to output positive potential to anode 3, and power supplies 11, 13, and 14 to output negative potential to anode 4, 2, and 1, and turn off LMFCS 21, 23, 24).

Step 6: Repeat step 4 to 5 for anode 2 (turn on LMFC 23, and power supply 13 to output positive potential to anode 2, and power supplies 11, 12, and 14 to output negative potential to anode 4, 3, and 1, and turn off LMFCS 21, 22, 24).

Step 7: Repeat step 4 to 5 for anode 1 (turn on LMFC 24, and power supply 14 to output positive potential to anode 1, and power supplies 11, 12, and 13 to output negative potential to anode 4, 3 and 2, and turn off LMFCS 21, 22, 23).

In the above seed layer plating process, instead of plating from the periphery of the wafer to the center of the wafer, the plating also can be performed from the center to the periphery, or can be performed with a randomly chosen anode sequence.

3B. Process steps for succeeding metal plating on the metal seed layer plated in process

3A

Step 8: Turn on LMFCS 21, 22, 23 and 24. In principle, the flow rate of electrolyte from each LMFC is set as proportional to the wafer area covered by the corresponding anode.

Step 9: After all flow is stabilized, turn on power supplies 11, 12, 13 and 14. In principle, the current of each power supply is set as proportional to the wafer area covered by the corresponding anode.

Step 10: Turn off power supplies 11, 12, 13 and 14 at the same time when plating current is used as the thickness uniformity tuning variable. Also the power supplies can be turned off at different times for adjusting plating film thickness uniformity.

Fig. 17 shows another embodiment of apparatus for plating a conductive film in accordance with the present invention. The embodiment of Fig. 17 is similar to that of Figs. 3A-3B except that a diffuser ring 112 is added above each anode to make the flow rate uniform along its cylindrical wall. The diffuser can be made by punching many holes through the diffuser ring, or directly made of porous materials with porosity range of 10% to 90%. The material for making the diffuser is anti-acid, anti-corrosion, particle and contamination free.

Figs. 18A-18B show another embodiment of apparatus for plating a conductive film in accordance with the present invention. The embodiment of Figs. 18A-18B is similar to that of Figs. 3A-3B except that a charge accumulator meter is added to each power supply to precisely measure the charge each power supply provides during the plating process. For instance, the total number of atoms of copper can be calculated by the accumulated charge divided by two, because copper ions have a valence of two.

Figs. 19A-19B show another embodiment of apparatus for plating a conductive film in accordance with the present invention. The embodiment of Figs. 19A-19B is similar to that of Figs. 3A-3B except that the number of electrolyte inlets to the plating bath is two instead of one. This will further enhance the flow rate uniformity along the periphery of the cylindrical walls. The number of inlets also can be 3, 4, 5, 6, ... i.e. any number larger than 2 in order to make the flow rate uniform along the periphery of the cylindrical walls.

Figs. 20A-20B show another embodiment of apparatus for plating a conductive film in accordance with the present invention. The embodiment of Figs. 20A-20B is similar to that of Figs. 15A-15B and Figs. 16A-16B, except that the height of the cylindrical walls is increasing along the outward radial direction as shown in Fig. 20A, and is reduced along the outward radial direction as shown in Fig. 20B. This provides a additional variable to manipulate the flow pattern of electrolyte and plating current in order to optimize the plating conditions.

Figs. 21A-21B show another embodiment of apparatus for plating a conductive film in accordance with the present invention. The embodiment of Figs. 21A-21B is similar to that of Figs. 3A-3B except that the height of the cylindrical walls is increasing along the outward radial direction as shown in Fig. 21A, and is reducing along the outward radial direction as shown in Fig. 21B. This provides an additional variable to manipulate the flow pattern of electrolyte and plating current in order to optimize the plating conditions.

Figs. 22A-22B show another embodiment of apparatus for plating a conductive film in accordance with the present invention. The embodiment of Figs. 22A-22B is similar to that of Figs. 3A-3B, except that the cylindrical walls can move up and down to adjust the flow pattern. As shown in Fig. 22B, cylindrical walls 105 and 107 are moved up, so that the electrolyte flows toward the portion of wafer above wall 105 and 107. Plating process steps are described as follows:

4A. Process steps for plating conductive film (or seed layer) directly on barrier layer.

Step 1: Turn on LMFC 21 only and move cylindrical walls 101, 103 close to the wafer, so that electrolyte only touches the portion of the wafer above cylindrical walls 101 and 103.

Step 2: After the flow of electrolyte is stabilized, turn on power supply 11. Positive metal ions will be plated onto the portion of wafer 31 above cylindrical walls 101 and 103.

Step 3: When the thickness of the conductive film reaches the predetermined set-value or thickness, turn off power supply 11, turn off LMFC 21, and move cylindrical walls 101 and 103 to a lower position.

Step 4: Repeat step 1 to 3 for cylindrical walls 105 and 107 (LMFC 22, cylindrical wall 105 and 107, and power supply 12).

Step 5: Repeat step 4 for tube 109 (LMFC 23, tube 109, and power supply 13).

4B. Process steps for succeeding metal plating on the metal seed layer plated in process4A.

Step 6: Turn on LMFCs 21, 22, and 23, and move all cylindrical walls 101, 103, 105, 107 and tube 109 close to wafer 31. In principle, the flow rate of electrolyte from each LMFC is set as proportional to the wafer area covered by the corresponding LMFC.

Step 7: After all flow is stabilized, turn on power supplies 11, 12, and 13. In principle, the current from each power supply is proportional to the wafer area covered by the corresponding anode or power supply.

Step 8: Turn off power supplies 11, 12, and 13 at the same time when plating current is used as the thickness uniformity tuning variable. The power supplies also can be turned off at different times for adjusting plating film thickness uniformity.

Figs. 23A-23B show another two embodiments of apparatus for plating a conductive film in accordance with the present invention. The embodiments of Figs. 23A and 23B are similar to those of Figs. 15A-15B and Figs. 3A-3B, except that the cylindrical walls and anode ring are divided into six sectors by plate 113. The number of sectors can be any number larger than 2. The following table 2 shows possible combinations of anode to power supply connections and each sector to an LMFC.

Table 2

Combination type	Anode connection to power supply in each sector	Sector connection to LMFC
1	Each anode is connected to an independent power supply	Each sector is connected to an independent LMFC
2	Each anode is connected to an independent power supply	Sectors on the same radius are connected to an independent LMFC
3	Each anode is connected to an independent power supply	All sectors are connected to one common LMFC
4	Anodes on the same radius are connected to an independent power supply	Each sector is connected to an independent LMFC
5	Anodes on the same radius are connected to an independent power supply	Sectors on the same radius are connected to an independent LMFC
6	Anodes on the same radius are connected to an independent power supply	All sectors are connected to one common LMFC
7	All anodes are connected to one common power supply	Each sector is connected to an independent LMFC
8	All anodes are connected to one common power supply	Sectors on the same radius are connected to an independent LMFC
9	All anodes are connected to one common power supply	All sectors are connected to one common LMFC

5 In the above table, the operation of combination types 1, 2, 4, and 5 are the same as described above. In the case of combination types 1, 2, and 3, the wafer rotating mechanism can be eliminated since each anode at a different sector is controlled by an independent power supply. For instance, the thickness of the plating film on a portion of

the substrate can be manipulated by controlling the plating current or the plating time of the anode below the same portion of the substrate. The operation of combination types 3, 6, 7, 8, 9 will be discussed later in detail.

5 Figs. 24A-24B show another embodiment of apparatus for plating a conductive film in accordance with the present invention. The embodiment of Figs. 24A-24B is similar to that of Figs. 3A-3B except that the cylindrical walls and anode ring are replaced by multiple rod type anodes 1 and tubes 109. Electrolyte comes out of the tubes 109, touches the wafer surface, and then flows back to the tank (not shown) through multiple holes 500. The tubes and anodes in a ring are placed in the same circle. There
10 are multiple holes between two adjacent ring of tubes and anodes for draining electrolyte back to tank 36. The following table 3 shows possible combinations of anode to power supply connection and each sector to LMFC.

Table 3

Combination type	Anode connection to power supply in each tube	Tube connection to LMFC
1	Each anode is connected to an independent power supply	Each tube is connected to an independent LMFC
2	Each anode is connected to an independent power supply	Tubes on the same radius are connected to an independent LMFC
3	Each anode is connected to an independent power supply	All tubes are connected to one common LMFC
4	Anodes on the same radius are connected to an independent power supply	Each tube is connected to an independent LMFC
5	Anodes on the same radius are connected to an independent power supply	Tubes on the same radius are connected to an independent LMFC
6	Anodes on the same radius are connected to an independent power supply	All tubes are connected to one common LMFC
7	All anodes are connected to one common power supply	Each tube is connected to an independent LMFC
8	All anodes are connected to one common power supply	Tubes on the same radius are connected to an independent LMFC
9	All anodes are connected to one common power supply	All tubes are connected to one common LMFC

5 In the above table, the operation of combination types 1, 2, 4, and 5 are the same as described above. In the case of combination types 1,2, and 3, the wafer rotating mechanism can be eliminated since each anode at a different tube is controlled by an independent power supply. For instance, the thickness of plating film on a portion of the

substrate can be manipulated by controlling the plating current or the plating time of the anode below the same portion of the substrate. The operation of combination types 3, 6, 7, 8, 9 will be discussed later in detail.

5 Instead of placing tubes and anodes on a circular ring, the tubes and anodes also can be placed on triangular, square, rectangular, pentagonal, polygonal, and elliptical rings. Triangular, square and elliptical rings are shown in Figs. 25A-25C.

2. Multiple LMFCs and Single Power Supply

10 Figs. 26A-26B show another embodiment of apparatus for plating a conductive film in accordance with the present invention. The embodiment of Figs. 26A-26B is similar to that of Figs. 3A-3B except that the anode rings and cylindrical walls are replaced by a single anode 240, bar 242 and valves 202, 204, 206, 208, 210, 212, 214, 216 and 218. The power supplies is reduced to a single power supply 200. The new valves are on/off valves, and are used to control electrolyte flowing to the wafer area.
15 Valves 208 and 212, 206 and 214, 204 and 216, 202 and 218 are placed symmetrically on bar 242, respectively.

5A. Process steps for plating conductive film (or seed layer) directly on barrier layer.

20 Step 1: Turn on pump 33, LMFC 55, and valves 202 and 218 as well as drive 30, so that electrolyte coming out of valves 202 and 218 only touches the peripheral portion of the wafer above valve 202 and 218.

Step 2: After the flow of electrolyte is stabilized, turn on power supply 200. Positive metal ions will be plated onto the peripheral portion of wafer 31 above valve 202 and 218.

25 Step 3: When the thickness of the conductive film reaches the predetermined set-value or thickness, turn off power supply 200 and turn off LMFC 55, valves 202 and 218.

Step 4: Repeat step 1 to 3 for valves 204 and 216.

Step 5: Repeat step 4 for valves 206 and 214.

Step 6: Repeat step 4 for valves 208 and 212.

30 Step 7: Repeat step 4 for valves 210.

During the above plating process, the power supply can be operated in DC mode, or any of the variety of pulse modes shown in Fig. 8.

5B. Process steps for succeeding metal plating on the metal seed layer plated in process5A.

Step 8: Turn on LMFC 55 and all valves 202, 204, 206, 208, 210, 212, 214, 216, 218, so that electrolyte touches the whole wafer area.

5 Step 9: After all flow is stabilized, turn on power supplies 200.

Step 10: Turn off power supply 200 and all the valves when the film thickness reaches the set value. The valves can also be turned off at different times with the power supply 200 turned on for adjusting the plating film thickness uniformity within the wafer.

10 Fig. 27 shows another embodiment of apparatus for plating conductive film in accordance with the present invention. The embodiment of Fig. 27 is similar to that of Figs. 26A-26B, except that all valves are placed on the bar 242 with a different radius in order to plate metal with better uniformity. Plating process steps are described as follows:

15

6A. Process steps for plating conductive film (or seed layer) directly on barrier layer.

Step 1: Turn on pump 33, LMFC 55, and valve 218 as well as drive 30, so that electrolyte coming out of valve 218 only touches the peripheral portion of the wafer above valve 218.

20 Step 2: After the flow of electrolyte is stabilized, turn on power supply 200. Positive metal ions will be plated onto the peripheral portion of wafer 31 above valve 218.

Step 3: When the thickness of the conductive film reaches the predetermined set-value or thickness, turn off power supply 200, LMFC 55 and valve 218.

Step 4: Repeat step 1 to 3 for valve 204.

25 Step 5: Repeat step 4 for valve 216.

Step 6: Repeat step 4 for valve 206

Step 7: Repeat step 4 for valves 214, 208, 212, and 210, respectively.

During the above plating process, the power supply 200 can be operated in DC mode or any of the variety of pulse modes shown in Fig. 8.

30

6B. Process steps for succeeding metal plating on the metal seed layer plated in process6A.

Step 8: Turn on LMFC 55 and all valves 204, 206, 208, 210, 212, 214, 216, 218, so that electrolyte touches the whole wafer area.

Step 9: After all flow is stabilized, turn on power supply 200.

Step 10: Turn off power supply 200 and all valves when the film thickness reaches the set value. The valves can also be turned off at different times with the power supply 200 turned on for adjusting plating film thickness uniformity within the wafer.

5 Fig. 28 shows another embodiment of apparatus for plating a conductive film in accordance with the present invention. The embodiment of Fig. 28 is similar to that of Fig. 26 except that an additional bar is added to form a cross shape bar structure 244. Valves 202 and 218, 204 and 216, 206 and 214, 208 and 212 are placed symmetrically on the horizontal portion of bar structure 244. Similarly, valves 220 and 236, 222 and 10 234, 224 and 232 are placed symmetrically on the vertical portion of the bar structure 244. All valves on the horizontal portion of bar 244 also have a different radius from those on the vertical portion of bar 244, respectively. Plating process steps are described as follows:

15 7A. Process steps for plating conductive film (or seed layer) directly on barrier layer.

Step 1: Turn on pump 33, LMFC 55, and valve 218 and 202 as well as drive 30, so that electrolyte coming out of valves 218 only touches the peripheral portion of the wafer above valves 218 and 202.

Step 2: After the flow of electrolyte is stabilized, turn on power supply 200. Positive 20 metal ions will be plated onto the peripheral portion of wafer 31 above valves 218 and 202.

Step 3: When the thickness of the conductive film reaches the predetermined set-value or thickness, turn off power supply 200, LMFC 55 and valves 218 and 202.

Step 4: Repeat step 1 to 3 for valves 220 and 236 .

25 Step 5: Repeat step 4 for valves 204 and 216.

Step 6: Repeat step 4 for valves 222 and 234.

Step 7: Repeat step 4 for valves 206 and 214, 224 and 232, 208 and 212, and 210 only, respectively.

During the above plating process, the power supply can be operated in DC mode, 30 or any of the variety of pulse modes shown in Fig. 8.

7B. Process steps for succeeding metal plating on the metal seed layer plated in process

7A.

Step 8: Turn on LMFC 55 and all valves 202, 204, 206, 208, 210, 212, 214, 216, 218, 220, 222, 224, 232, 234, 236, so that electrolyte touches the whole wafer area.

Step 9: After all flow is stabilized, turn on power supply 200.

Step 10: Turn off power supply 200 and all valves when the film thickness reaches the set value. The valves can also be turned off at different times with the power supply 200 turned on for adjusting plating film thickness uniformity within the wafer.

Figs. 29A-29C show portions of an additional three embodiments of apparatus for plating a conductive film in accordance with the present invention. The embodiment of Fig. 29A is similar to that of Figs. 26A-26B except that the number of bars is increased to three. The angle between two adjacent bars is 60° . The embodiment of Fig. 29B is similar to that of Figs. 26A-26B except that the number of bars is increased to four. The angle between two adjacent bars is 45° . The embodiment of Fig. 29C is similar to that of Figs. 26A-26B except that the bar is reduced to 0.5, i.e. half a bar. Alternatively, the number of bars can be 5, 6, 7, or more.

The plating step sequence can be started from valves close to the periphery of the wafer, or started from the center of the wafer, or started randomly. Starting from the periphery of the wafer is preferred since the previously plated metal seed layer (with a larger diameter) can be used to conduct current for plating the next seed layer (with a smaller diameter).

Figs. 30A-30B show another embodiment of apparatus for plating a conductive film in accordance with the present invention. The embodiment of Figs. 30A-30B is similar to that of Figs. 26A-26B except that fixed position valves (jet) are replaced by two movable anode jets 254. Anode jets 254 are placed under wafer 31 and sit on guide bar 250. Anode jets 254 inject electrolyte onto a portion of wafer 31, and can move in the x direction as shown in Fig. 30B. Fresh electrolyte is supplied through flexible pipe 258. This embodiment is especially preferred for plating a seed layer. The seed layer plating process is shown as follows:

8A. Process steps for plating conductive film (or seed layer) directly on barrier layer.

Step 1: Turn on pump 33, LMFC 55 and valves 356 as well as drive 30, so that electrolyte coming out of valves 356 only touches the peripheral portion of the wafer above valves 356.

Step 2: After the flow of electrolyte is stabilized, turn on power supply 200. Positive metal ions will be plated onto the peripheral portion of wafer 31 above valves 356.

Step 3: When the thickness of the conductive film reaches the predetermined set-value or thickness, turn off power supply 200, LMFC 55, and valves 356.

5 Step 4: Move anode jet 254 to the next position with a smaller radius;

Step 5: Repeat step 1 to 4 until the whole wafer area is plated by the thin film.

The above process steps can be modified as follows:

Step1 : Same as above

Step2: Same as above

10 Step 3: When the thickness of the conductive film reaches a certain percentage of the predetermined set-value or thickness, start slowly moving anode jet 254 radially toward the wafer center. The rate of moving the anode jet 254 is determined by the predetermined set-value or thickness. Also since the surface area plated by the anode jet 254 is proportional to the radius of the position of anode jet 254, the rate of moving
15 anode jet 254 increases as it moves toward the wafer center.

Step 4: When anode jet 254 reaches the wafer center, turn off power supply 200, LMFC 55, and valves 356.

Figs. 31A-31B shows another embodiment of apparatus for plating a conductive
20 film in accordance with the present invention. The embodiment of Figs. 31A-31B is similar to that of Figs. 30A-30B except that two additional movable anode jets are added in the Y direction in order to increasing plating speed. The process sequence is similar to that of the Figs. 30A-30B embodiment.

Figs. 32A-32B show another embodiment of apparatus for plating a conductive
25 film in accordance with the present invention. The embodiment of Figs. 32A-32B is similar to that of Figs. 30A-30B except that wafer 31 is immersed into the electrolyte. A movable anode is placed very close to the wafer 31 in order to focus plating current on a portion of wafer 31. The gap size is in a range of 0.1 mm to 5 mm, and preferably 1 mm. The process sequence is similar to that of the Fig. 30 embodiment.

30 Figs. 33A-33B show another embodiment of apparatus for plating a conductive film in accordance with the present invention. The embodiment of Figs. 33A-33B is similar to that of Figs. 32A-32B except that fresh electrolyte is input from the center of the bath through pipes 260 instead of anode jets 254 through flexible pipe 258. Wafer 31 is also immersed into the electrolyte. Similarly, a movable anode is placed very close to

wafer 31 in order to focus plating current on a portion of wafer 31. The gap size is in a range of 0.1 mm to 5 mm, and preferably 1 mm. The process sequence is similar to that of Fig. 30.

Figs. 34A-34D show four embodiments of movable anodes in accordance with the present invention. Fig. 34A shows an anode structure consisting of anode 252 and case 262. Case 262 is made of insulator materials such as tetrafluoroethylene, PVC, PVDF, or polypropylene. Fig. 34B shows an anode structure consisting of anode 266 and case 264. The electrolyte is feed through a hole at the bottom of case 264. Fig. 34C shows an anode structure consisting of anode 262, electrodes 274 and 270, insulator spacer 272 and case 262, and power supplies 276, 268. Electrode 274 is connected to negative output of power supply 276, and electrode 270 is connected to cathode wafer 31. The function of electrode 274 is to trap any metal ions flowing out of case 262, therefore no film is plated on the wafer area outside of case 262. The function of electrode 270 is to prevent electrical field leakage from electrode 274 to minimize any etching effect. The embodiment of Fig. 34D is similar to that of Fig. 34C except that the case 264 has a hole at the bottom for electrolyte to flow through.

Fig. 35 shows the surface status of a wafer during plating. Wafer area 280 was plated by a seed layer, area 284 is in the process of plating, and wafer area 282 has not been plated.

Figs. 36A-36C show an additional three embodiments of apparatus for plating a conductive film in accordance with the present invention. The embodiment of Fig. 36A is similar to that of Figs. 30A-30B except that the number of bars is increased to three. The angle between two adjacent bars is 60°. The embodiment of Fig. 36B is similar to that of Figs. 30A-30B except that the number of bars is increased to four. The angle between two adjacent bars is 45°. The embodiment of Fig. 36C is similar to that of Figs. 30A-30B except that the number of bars is reduced to 0.5, i.e. half a bar. Alternatively, the number of bars can be 5, 6, 7 or more.

The embodiment of Fig. 36D is similar to that of Figs. 30A-30B except that the shape of bar 250 is a spiral instead of a straight line. Movable anode jet 254 is movable along the spiral bar so that good plating uniformity can be achieved without rotating the wafer. This simplifies the wafer chuck mechanism.

Figs. 37A and 37B show additional two embodiments of apparatus for plating a conductive film in accordance with the present invention. The embodiments of Fig. 37A

and 37B are similar to that of Figs. 30A-30B, except that the wafer is placed upside down and vertically, respectively.

Figs. 38A-38B show another embodiment of apparatus for plating a conductive film in accordance with the present invention. The embodiment of Figs. 38A-38B is similar to that of Figs. 16A-16B except that all of the anodes are replaced by a one piece anode 8. Anode 8 is connected to single power supply 11. Plating process steps using this embodiment are described as follows:

9A. Process steps for plating conductive film (or seed layer) directly on barrier layer.

10 Step 1: Turn on LMFC 21 and valves 82,83, and 84 and turn off LMFCs 22, 23, 24 and valve 81, so that electrolyte only touches the portion of the wafer above sub-plating bath 66, and then flows back to tank 36 through the return paths of spaces between cylindrical walls 100 and 103, 105 and 107, 107 and 109, and tube 109.

Step 2: After the flow of electrolyte is stabilized, turn on power supply 11. Positive metal ions will be plated onto the portion of wafer 31 above sub-plating bath 66.

Step 3: When the thickness of the conductive film reaches the predetermined set-value or thickness, turn off power supply 11 and turn off LMFC 21.

Step 4: Repeat step 1 to 3 for LMFC 22 (turn on LMFC 22, valves 81, 83, 84, and power supply 11, and turn off LMFCs 21 23, 24, valve 82).

20 Step 5: Repeat step 4 for LMFC 23 (turn on LMFC 23, valves 81, 82, 84, and power supply 11, and turn off LMFCs 21, 22, 24, valve 83).

Step 6: Repeat step 4 for LMFC 24 (turn on LMFC 24, valves 81, 82, 83, and power supply 11, and turn off LMFCs 21, 22, 23 and valve 84).

In the above seed layer plating process, instead of plating from the periphery of the wafer to the center of the wafer, the plating also can be performed from the center to the periphery, or can be performed in a randomly chosen anode sequence.

9B. Process steps for succeeding metal plating on the metal seed layer plated in process

9A.

30 Step 7: Turn on LMFCs 21, 22, 23 and 24 and turn off valves 81, 82, 83, 84. In principle, the flow rate of electrolyte from each LMFC is set as proportional to the wafer area covered by the corresponding LMFC.

Step 8: After all flows are stabilized, turn on power supply 11.

Step 9: Turn off power supply 11 when the film thickness reaches the set-value.

LMFCs can be turned off at different times in order to adjust the plating film thickness uniformity as shown in Fig. 39. At time t_1 , only LMFCs 21, 23, and 24 are turned off, and valves 81, 83, and 84 are also turned off. Therefore, electrolyte does not touch the wafer except in the area above sub-plating bath 64. As the power supply 11 remains turned on, metal ions will be plated only on the area above sub-plating bath 64. Then LMFC 22 turns off at time t_2 . Similarly, LMFC 24 turns on at time t_3 and turns off at time t_4 to obtain extra plating at the wafer area above sub-plating bath 60. Turn off time of t_2 and t_4 can be fine tuned by measuring wafer thickness uniformity.

10 Figs. 40A-40B show another embodiment of apparatus for plating a conductive film in accordance with the present invention. The embodiment of Figs. 40A-40B is similar to that of Figs. 3A-3B except that all anodes are connected to single power supply 11. Since the electrolyte only touches the portion of wafer above an anode during the seed layer plating process, the plating current will only pass through the anode and go to that portion of the wafer. The plating process steps are similar to those of Figs. 3A-3B with power supply 11 replacing power supplies 12 and 13.

Figs. 41A-41B show another embodiment of apparatus for plating a conductive film in accordance with the present invention. The embodiment of Figs. 41A-41B is similar to that of Figs. 40A-40B except that the cylindrical walls can move up and down to adjust the flow pattern. As shown in Fig. 41B, cylindrical walls 105 and 107 are moved up, so that the electrolyte flows toward the portion of wafer above walls 105 and 107. The plating process steps for this embodiment are described as follows:

10A. Process steps for plating conductive film (or seed layer) directly on barrier layer.

25 Step 1: Turn on LMFC 21 only and move cylindrical walls 101, 103 close to the wafer, so that electrolyte only touches the portion of the wafer above cylindrical walls 101 and 103.

Step 2: After the flow of electrolyte stabilized, turn on power supply 11. Positive metal ions will be plated onto the portion of wafer 31 above cylindrical walls 101 and 103.

30 Step 3: When the thickness of the conductive film reaches the predetermined set-value or thickness, turn off power supply 11 and LMFC 21, and move cylindrical walls 101 and 103 to a lower position.

Step 4: Repeat step 1 to 3 for cylindrical walls 105 and 107 (LMFC 22, cylindrical walls 105 and 107).

Step 5: Repeat step 4 for tube 109 (LMFC 23 and tube 109).

10B. Process steps for succeeding metal plating on the metal seed layer plated in process 10A.

5 Step 6: Turn on LMFC 21, 22, and 23, and move all cylindrical walls 101, 103, 105, 107 and tube 109 close to wafer 31. In principle, the flow rate of electrolyte from each LMFC is set as proportional to the wafer area covered by the corresponding LMFC.

Step 7: After all flows are stabilized, turn on power supplies 11.

10 Step 8: Move all cylindrical walls down to their lower position, and turn off all LMFCs at the same time, then turn off power supplies 11 when the film thickness reaches the predetermined set-value. Each pair of cylindrical walls can also be moved down at different times with power supply 11 on in order adjust thickness uniformity. For example, as shown in Fig. 41B, cylindrical walls 105 and 107 are being kept at the higher position with LMFC 22 on. The wafer area above cylindrical walls 105 and 107
15 will have extra plating film on that portion. The extra plating times and locations can be determined by analyzing the thickness uniformity of the plated film on the wafer.

3. Multiple Power Supplies and Single LMFC

Figs. 42A-42B is an embodiment of the apparatus with multiple power supplies
20 and a single LMFC for plating a conductive film directly on a substrate with a barrier layer on top in accordance with the present invention. The embodiment of Figs. 42A-42B is similar to that of Fig. 16A-16B except that LMFCs 21, 22, 23 and 24 are replaced by a single LMFC 55.

25 11A. Process steps for plating conductive film (or seed layer) directly on barrier layer.

Step 1: Turn on LMFC 55 and immerse the whole wafer in the electrolyte.

Step 2: After the flow of electrolyte is stabilized, turn on power supply 11 to output positive potential to electrode 4, and turn on power supplies 12, 13, and 14 to output negative potential to electrodes 3, 2, and 1, respectively. Therefore, positive metal ions
30 will be plated only onto the portion of wafer 31 above anode 4.

Step 3: When the thickness of the conductive film reaches the predetermined set-value or thickness, turn off power supply 11.

Step 4: Repeat steps 2 to 3 for anode 3 (turn on power supply 12 to output positive potential to anode 3, and power supplies 11, 13, and 14 to output negative potential to anodes 2 and 1).

Step 5: Repeat step 4 for anode 2 (turn on power supply 13 to output positive potential to anode 2, and power supply 14 to output negative potential to anode 1).

Step 6: Repeat step 4 for anode 1 (turn on power supply 14 to output positive potential to anode 1).

Fig. 43 shows the power supply turn on/off sequence for plating wafer areas 4 (above anode 4), 3, 2, and 1. The power supply output wave forms can be selected from a variety of wave forms, such as a modified sine-wave form, a unipolar pulse, a reverse pulse, a pulse-on-pulse or a duplex pulse, as shown in Fig. 44.

In the above seed layer plating process, instead of plating from the periphery of the wafer to the center of the wafer, the plating also can be performed from the center to the periphery, or can be performed with a randomly chosen anode sequence.

11B. Process steps for succeeding metal plating on the metal seed layer plated in process 11A

Step 7: Turn on LMFC 55.

Step 8: After all flows are stabilized, turn on power supplies 11, 12, 13 and 14. In principle, the current of each power supply is set as proportional to the wafer area covered by the corresponding anode.

Step 9: Turn off power supplies 11, 12, 13 and 14 at the same time when plating current is used as thickness uniformity tuning variable. Alternatively, the power supplies can be turned off at different times for adjusting plating film thickness uniformity.

Fig. 45A-45B is another embodiment of an apparatus with multiple power supplies and a single LMFC for plating a conductive film directly on a substrate with a barrier layer on top in accordance with the present invention. The embodiment of Figs. 45A-45B is similar to that of Figs. 42A-42B except that the cylindrical walls can move up and down to adjust flow pattern. As shown in Fig. 45B, cylindrical walls 105 and 107 are moved up, so that the electrolyte flows toward the portion of the wafer above walls 105 and 107. The plating process steps with this embodiment are described as follows:

12A. Process steps for plating conductive film (or seed layer) directly on barrier layer.

Step 1: Turn on LMFC 55 and move cylindrical walls 101, 103 close to the wafer, so that electrolyte only touches the portion of the wafer above cylindrical walls 101 and 103.

Step 2: After the flow of electrolyte is stabilized, turn on power supply 11. Positive metal ions will be plated onto the portion of wafer 31 above cylindrical walls 101 and 103.

Step 3: When the thickness of the conductive film reaches the predetermined set-value or thickness, turn off power supply 11, and move cylindrical walls 101 and 103 to a lower position.

Step 4: Repeat step 1 to 3 for cylindrical walls 105 and 107 (cylindrical walls 105 and 107, and power supply 12).

Step 5: Repeat step 4 for tube 109 (tube 109, and power supply 13).

12B. Process steps for succeeding metal plating on the metal seed layer plated in process

12A.

Step 6: Turn on LMFC 55, and move all cylindrical walls 101, 103, 105, 107 and tube 109 close to wafer 31.

Step 7: After all flows are stabilized, turn on power supplies 11, 12, and 13. In principle, the current from each power supply is proportional to the wafer area covered by the corresponding anode or power supply.

Step 8: Turn off power supplies 11, 12, and 13 at the same time when plating current is used as the thickness uniformity tuning variable. Alternatively, the power supplies can be turned off at different times for adjusting plating film thickness uniformity.

Figs. 46A-46B is another embodiment of an apparatus with multiple power supplies and a single LMFC for plating a conductive film directly on a substrate with a barrier layer on top in accordance with the present invention. The embodiment of Figs. 46A-46B is similar to that of Figs. 42A-42B except that the height of the cylindrical wall is reduced along the outward radial direction as shown in Fig. 46B. The shape or flow pattern of the electrolyte can be adjusted by moving cylindrical wall 120 up or down. When the cylindrical wall is moved to the highest position, the whole wafer area will be touched by the electrolyte, whereas the center portion of the wafer will be touched by the electrolyte when the cylindrical wall 120 is moved to the lowest position. The plating process steps with this embodiment are described as follows:

13A. Process steps for plating conductive film (or seed layer) directly on barrier layer.

Step 1: Turn on LMFC 55 and move cylindrical wall 120 to the highest position, so that the electrolyte touches the whole area of wafer 31.

- 5 Step 2: After the flow of electrolyte is stabilized, turn on power supply 11 to output positive potential to anode 4, and turn on power supplies 12, 13 and 14 to output negative potential to anodes 3, 2, and 1, respectively. Therefore, positive metal ions will be plated only onto the peripheral portion of wafer 31 above anode 4.

- 10 Step 3: When the thickness of the conductive film on the peripheral portion of the wafer reaches the predetermined set-value or thickness, turn off power supply 11.

Step 4: Move cylindrical wall 120 to a lower position so that only the peripheral portion of the wafer plated by the metal thin film in step 3 is out of the electrolyte.

- 15 Step 5: Repeat steps 2 to 3 for anode 3 (turn on power supply 12 to output positive potential to anode 3, and turn on power supplies 13 and 14 to output negative potential to anodes 2 and 1).

Step 6: Move cylindrical wall 120 to the next lower position so that only the peripheral portion of the wafer plated by the metal thin film in step 5 is out of the electrolyte.

- 20 Step 7: Repeat step 2 to 3 for anode 2 (turn on power supply 13 to output positive potential to anode 2, and turn on power supply 14 to output negative potential to anode 1).

Step 8: Move cylindrical wall 120 to the next lower position so that only the peripheral portion of the wafer plated by the metal thin film in step 7 is out of the electrolyte.

- 25 Step 9: Repeat step 2 to 3 for anode 1 (turn on power supply 14 to output positive potential to anode 1).

13B. Process steps for succeeding metal plating on the metal seed layer plated in process

13A.

Step 10: Turn on LMFC 55, and move cylindrical wall 120 to the highest position, so that whole area of wafer 31 is touched by the electrolyte.

- 30 Step 11: After flow is stabilized, turn on power supplies 11, 12, 13, and 14. In principle, the current from each power supply is proportional to the wafer area covered by the corresponding anode or power supply.

Step 12: Turn off power supplies 11, 12, 13, and 14 at the same time when plating current is used as thickness uniformity tuning variable. Alternatively, each power supply can be turned off at a different time for adjusting the film thickness uniformity.

5 Figs. 47A-47B is another embodiment of an apparatus with multiple power supplies and a single LMFC for plating a conductive film directly on a substrate with a barrier layer on top in accordance with the present invention. The embodiment of Figs. 47A-47B is similar to that of Figs. 46A-46B except that the position of cylindrical wall 120 is fixed and the level of the electrolyte is changed by adjusting the flow rate of the
10 electrolyte. When the flow rate of the electrolyte is large, the electrolyte level is high, so that the whole wafer area is touched by the electrolyte. When the flow rate is small, the electrolyte level is low, so that the peripheral portion of wafer 31 is out of the electrolyte as shown in Fig. 47B. The plating process steps with this embodiment are described as follows:

15

14A. Process steps for plating conductive film (or seed layer) directly on barrier layer.

Step 1: Turn on LMFC 55 and to set a flow rate sufficiently large that the electrolyte touches the whole area of wafer 31.

20 Step 2: After the flow of electrolyte is stabilized, turn on power supply 11 to output positive potential to anode 4, and turn on power supplies 12, 13 and 14 to output negative potential to anodes 3, 2, and 1, respectively. Therefore, positive metal ion will be plated only onto the peripheral portion of wafer 31 above anode 4.

Step 3: When the thickness of the conductive film on the peripheral portion of the wafer reaches the set-value or thickness, turn off power supply 11.

25 Step 4: Reduce the flow rate of the electrolyte to such a value that only the peripheral portion of the wafer plated by the metal thin film in step 3 is out of the electrolyte.

Step 5: Repeat steps 2 to 3 for anode 3 (turn on power supply 12 to output positive potential to anode 3, and turn on power supplies 13 and 14 to output negative potential to anodes 2 and 1).

30 Step 6: Reduce the flow rate of the electrolyte so that only the peripheral portion of the wafer plated by the metal thin film in step 5 is out of the electrolyte.

Step 7: Repeat steps 2 to 3 for anode 2 (turn on power supply 13 to output positive potential to anode 2, and turn power supply 14 to output negative potential to anode 1).

Step 8: Reduce the flow rate of the electrolyte so that only the peripheral portion of the wafer plated by the metal thin film in step 7 is out of the electrolyte.

Step 9: Repeat steps 2 to 3 for anode 1 (turn on power supply 14 to output positive potential to anode 1).

5

14B. Process steps for succeeding metal plating on the metal seed layer plated in process 14A.

Step 10: Increase the flow rate of the electrolyte so that the whole area of wafer 31 is touched by the electrolyte.

10 Step 11: After flow is stabilized, turn on power supplies 11, 12, 13, and 14. In principle, the current from each power supply is proportional to the wafer area covered by the corresponding anode or power supply.

Step 12: Turn off power supplies 11, 12, 13, and 14 at the same time when plating current is used as the thickness uniformity tuning variable. Alternatively, each power
15 supply can be turned off at a different time for adjusting the film thickness uniformity.

Figs. 48A-48B is another embodiment of an apparatus with multiple power supplies and a single LMFC for plating a conductive film directly on a substrate with a barrier layer on top in accordance with the present invention. The embodiment of Figs.
20 48A-48B is similar to that of Figs. 47A-47B except that the level of electrolyte is fixed and the wafer 31 itself can be moved up and down to adjust the size of the wafer area contacted by the electrolyte. When wafer 31 is moved to the lowest position, the whole wafer area is touched by the electrolyte. When the wafer is moved to the highest position, only the center area of wafer 31 is contacted by the electrolyte as shown in Fig.
25 48B. The plating process steps with this embodiment are described as follows:

15A. Process steps for plating conductive film (or seed layer) directly on barrier layer.

Step 1: Turn on LMFC 55, and move wafer 31 to such a position that the electrolyte contacts the whole area of wafer 31.

30 Step 2: After the flow of electrolyte is stabilized, turn on power supply 11 to output positive potential to anode 4, and turn on power supplies 12, 13 and 14 to output negative potential to anodes 3, 2, and 1, respectively. Therefore, positive metal ions will be plated only onto the peripheral portion of wafer 31 above anode 4.

Step 3: When the thickness of the conductive film on the peripheral portion of the wafer reaches the predetermined set-value or thickness, turn off power supply 11.

Step 4: Move wafer 31 up to a position such that only the peripheral portion of the wafer plated by the metal thin film in step 3 is out of contact with the electrolyte.

- 5 Step 5: Repeat step 2 to 3 for anode 3 (turn on power supply 12 to output positive potential to anode 3, and turn power supplies 13 and 14 to output negative potential to anodes 2 and 1).

Step 6: Move wafer 31 up to a position such that only the peripheral portion of the wafer plated by the metal thin film in step 5 is out of contact with the electrolyte.

- 10 Step 7: Repeat step 2 to 3 for anode 2 (turn on power supply 13 to output positive potential to anode 2, and turn on power supply 14 to output negative potential to anode 1).

Step 8: Move wafer 31 up to a position such that only the peripheral portion of the wafer plated by the metal thin film in step 7 is out of contact with the electrolyte.

- 15 Step 9: Repeat step 2 to 3 for anode 1 (turn on power supply 14 to output positive potential to anode 1).

15B. Process steps for succeeding metal plating on the metal seed layer plated in process

15A.

- 20 Step 10: Move wafer 31 down to a position such that the whole area of wafer 31 is contacted by the electrolyte.

Step 11: After flow is stabilized, turn on power supplies 11, 12, 13, and 14. In principle, the current from each power supply is proportional to the wafer area covered by the corresponding anode or power supply.

- 25 Step 12: Turn off power supplies 11, 12, 13, and 14 at the same time when plating current is used as thickness uniformity tuning variable. Alternatively, each power supply can be turned off at a different time for adjusting the film thickness uniformity.

4. Single Power Supply and Single LMFC

- 30 Figs. 49A-49B is another embodiment of an apparatus with a single power supply and a single LMFC for plating a conductive film directly on a substrate with a barrier layer on top in accordance with the present invention. The embodiment of Figs. 49A-49B is similar to that of Fig. 45A-45B except that the number of power supplies is reduced to one, and all the anodes are connected to single power supply 11. Similarly,

the cylindrical walls can move up and down to adjust the flow pattern. As shown in Fig. 49B, cylindrical walls 105 and 107 are moved up, so that the electrolyte flows toward the portion of wafer above walls 105 and 107. The plating process steps with this embodiment are described as follows:

5

16A. Process steps for plating conductive film (or seed layer) directly on barrier layer.

Step 1: Turn on LMFC 55 and move cylindrical walls 101, 103 close to wafer, so that the electrolyte only contacts the portion of the wafer above cylindrical walls 101 and 103.

10 Step 2: After the flow of electrolyte is stabilized, turn on power supply 11. Positive metal ions will be plated onto the portion of wafer 31 above cylindrical walls 101 and 103.

Step 3: When the thickness of the conductive film reaches the predetermined set-value or thickness, turn off power supply 11, and move cylindrical walls 101 and 103 to a
15 lower position.

Step 4: Repeat step 1 to 3 for cylindrical walls 105 and 107 (move cylindrical walls 105 and 107 up close to wafer 31, and turn on power supply 11).

Step 5: Repeat step 4 for tube 109 (move tube 109 up to close to wafer 31, and turn on power supply 11).

20

16B. Process steps for succeeding metal plating on the metal seed layer plated in process

16A.

Step 6: Turn on LMFC 55, and move all cylindrical walls 101, 103, 105, 107 and tube 109 up to close to wafer 31.

25 Step 7: After all flows are stabilized, turn on power supply 11.

Step 8: Move all cylindrical walls down to lower position at the same time, then turn off power supply 11 when the film thickness reaches the predetermined set-value. Each pair of cylindrical walls can also be moved down at different times with power supply 11 on in order adjust the thickness uniformity. For example, as shown in Fig. 49B, cylindrical

30 walls 105 and 107 are kept at the higher position with power supply 11 on. The wafer area above cylindrical walls 105 and 107 will have extra plating film on that portion. The extra plating time length and location can be determined by analyzing the thickness uniformity of the film on the wafer through later film characterization.

5. Other Possible Combinations

A flow rate adjuster, such as the diffuser of the Figure 17 embodiment may be inserted into all embodiments that use a single LMFC. Multiple stage filters, such as two filters connected in series, the first one a rough filter for filtering particles larger than 1 μm , the second one a fine filter for filtering particles larger than 0.1 μm , may be employed. Also, instead of rotating the wafer, the plating bath can be rotated during plating in order to obtain good film uniformity within the wafer. In this case, a slip ring for conducting plating current, which is also configured to transport the electrolyte, should be used. Alternatively, a separate structure for transporting the electrolyte could be used.

An situ thickness uniformity monitor can be added to the plating baths in accordance with the present invention as shown in Fig. 50. One thickness detector 500 is set under each sub-plating bath or channel at the different radii. After detecting thickness signals, detector 500 transmits the signals to computer 502. Computer 502 processes the signals and outputs the thickness uniformity. Also the wafer rotation position can be input to computer 500 to locate the position along the peripheral direction. In this case, the bottom of the plating bath is made of transparent material or has a window for a laser beam to pass through.

Fig. 51 is another embodiment of an apparatus with a thickness uniformity monitor. This embodiment is similar to the embodiment of Fig. 50 except that optical fiber 504 is used. A laser beam from detector 500 passes through the optical fiber 504 to the wafer. The laser beam reflected from the wafer also passes through optical fiber 504 and returns to detector 500. The advantage of this embodiment is that the bottom of plating bath does not need to be made of transparent material.

A variety of metals can be plated by using the apparatus and methods of the invention. For example, Copper, Nickel, Chromium, Zinc, Cadmium, Silver, Gold, Rhodium, Palladium, Platinum, Tin, Lead, Iron and Indium can all be plated with the invention.

In the case of plating copper, three type of electrolytes are used, Cyanide, acid, and Pyrophosphate complex electrolytes. The basic composition of Cyanide copper electrolyte is: Copper cyanide; Sodium cyanide, Sodium carbonate, Sodium hydroxide, and Rochelle salt. The basic composition of acid copper electrolyte is: Copper sulfate, Sulfuric acid, Copper fluoborate, Fluoboric acid, and Boric acid. The basic composition

of pyrophosphate copper electrolyte is: Copper pyrophosphate, Potassium pyrophosphate, Ammonium nitrate, and Ammonia. Considering the process integration, acid copper electrolyte is preferred for plating copper on a semiconductor wafer.

In the case of plating silver, a cyanide electrolyte is used. The basic composition
5 of cyanide electrolyte is: Silver cyanide, Potassium cyanide, Potassium carbonate, Potassium hydroxide, and Potassium nitrate.

In the case of plating gold, a cyanide electrolyte is used. The basic composition of cyanide electrolyte is: Potassium gold cyanide, Potassium cyanide, Potassium carbonate, Dipotassium monohydrogen phosphate, Potassium hydroxide,
10 Monopotassium dihydrogen phosphate, and Potassium nitrate.

Additives can be used to enhance film quality in terms of smooth surface, small grain size, reducing the tendency to tree, small film stress, low resistivity, good adhesion, and better gap filling capability. In the case of acid copper plating, the following materials may be used as additives: glue, dextrose, phenolsulfonic acid,
15 molasses, and thiourea. Additives for cyanide copper plating, include compounds having active sulfur groups and/or containing metalloids such as selenium or tellurium; organic amines or their reaction products with active sulfur containing compounds; inorganic compounds containing such metals as selenium, tellurium, lead, thallium, antimony, arsenic; and organic nitrogen and sulfur heterocyclic compounds.

20

5. System Architecture Design (stacked structure)

Figures 52A-52C are schematic views of an embodiment of a plating system for plating a conductive film on semiconductor wafer in accordance with the present invention. It is a stand alone, fully computer controlled system with automatic wafer
25 transfer and a cleaning module with wafer dry-in and dry-out capability. It consists of five stacked plating baths 300, 302, 304, 306, 308, five stacked cleaning/dry chambers 310, 312, 314, 316, 318, robot 322, wafer cassette 321, 322, electrolyte tank 36 and plumbing box 330. As described above, plating bath 300 consists of anodes, cylindrical walls or tube, wafer chuck and a driver to rotate or oscillate wafers during the plating
30 process. Electrolyte tank 36 includes a temperature control. Plumbing box 330 consists of a pump, LMFCs, valves, a filter, and plumbing connections. The plating system further includes computer control hardware, a power supply and an operating system control software package. Robot 322 has a large z-travel. A telescopic type (stacked)

robot with global positioning capability made by Genmark Automation, Inc. is preferred. The operation process sequence for this embodiment is described as follows:

Single wafer plating operation sequence

5

Step A: Load wafer cassette 320, 321 into the plating tool manually or with a robot.

Step B: Select recipe and begin a process run.

Step C: The control software initializes the system including checking all system parameters within the recipe specification, and determining that there are no system
10 alarms.

Step D: After completing the initialization, robot 322 picks up a wafer from cassette 320 or 321 and sends it to one of the plating baths (300, or 302, or 304, or 306, or 308).

Step E: Plating metal film on the wafer.

Step F: After finishing plating, robot 322 pick up the plated wafer from the plating bath,
15 and transports it to one of the cleaning/drying chambers (310, or 312, or 314, or 316, or 318).

Step G: Cleaning the plated wafer.

Step H: Drying the plated wafer through spin-dry and/or N₂ purge.

Step I: Robot 322 picks up the dried wafer and transport it to cassette 320 or 321.

20

Fig. 53 shows the process sequence for plating multiple wafers simultaneously. The process sequence for plating multiple wafers is similar to that for plating a single wafer except that the computer checks if there is any unprocessed wafer remaining in cassette 320 or 321 after process step I. If there is no unprocessed wafer remaining in
25 cassette 320 or 321, then the system loops back to step A, i.e. loading new cassettes or exchange cassettes. If there is still an unprocessed wafer remaining in cassette 320 and/or 321, then system will loop back to step D, i.e. robot 322 picks the unprocessed wafer from cassette and transports it to one of the plating baths.

Process step E may include two process steps, a first to plate a seed layer directly
30 on the barrier layer and a second to plate a metal film on the plated seed layer.

Instead of carrying out seed layer plating and the metal plating on the seed layer in one bath, the two process steps can be performed at different baths. The advantages of doing two process steps in different baths is to give better process control or a wider process window, since the electrolyte for seed layer plating may be different from that

for succeeding plating on the seed layer. Here, different electrolyte means different acid type, different concentration of acid, different additives, different concentration of additives or different process temperature. Also, the plating hardware may be different, considering seed layer plating needs, such as high density nuclear sites, smooth morphology, becoming a continuous film at very early stage ($< a \text{ few hundred } \text{\AA}$), and need for a conformal layer. The succeeding plating on the seed layer needs a high plating rate, single crystal structure, particular grain orientation, and gap filling without voids.

Instead of cleaning wafers in one chamber, the cleaning process can be performed in different chambers. The cleaning process may consists of several steps, with each step using different solutions or a different concentration of solution, or using different hardware. Instead of mounting robot 322 on the bottom of frame 301, robot 322 can be hung upside down onto the top of frame 301.

Instead of arranging five plating baths and five cleaning/drying chambers, the number of plating bath and number of cleaning/drying can be varied from 1 to 10 as shown in the following table.

Type	1	2	3	4	5	6	7	8	9
No. of plating bath	1	2	3	4	5	6	7	8	9
No. of cleaning/drying chamber	9	8	7	6	5	4	3	2	1

The preferred range is shaded in the above table.

Figs. 54A-54C are schematic views of another embodiment of a plating system for plating a conductive film on a semiconductor wafer in accordance with the present invention. The Figs. 54A-54C embodiment is similar to the embodiment of Figs. 52A-52C except that the cassette 320 is moved up and down by a robot 323. The position of cassette 320 is moved up and down to match the position of the robot, so that robot 322 does not need move in the Z direction when picking up an unprocessed wafer from cassette 320 or putting a plated dry wafer back into cassette 320. This increases the transporting speed of robot.

Fig. 55 is a schematic view of another embodiment of a plating system for plating a conductive film on a semiconductor wafer in accordance with the present invention. Fig. 55 is similar to the embodiment of Figs. 52A-52C except that robot 322

itself can move in the X direction. In this way, the robot may not need the function of rotating around the Z axis.

Fig. 56 is a schematic view of another embodiment of a plating system for plating a conductive film on a semiconductor wafer in accordance with the present invention. The system of Fig. 56 is similar to the embodiment of Figs. 52A-52C except
5 that the plating baths and cleaning/drying chambers are put in one column. Compared with the embodiment of Fig. 52, the foot print of the system is reduced; however, the wafer throughput is lowered.

Figs. 57A-57C are schematic views of another embodiment of a plating system
10 for plating a conductive film on a semiconductor wafer in accordance with the present invention. It consists of three columns of plating baths and cleaning/drying chambers, a linearly movable robot 322, a display screen 340, two stacked cassettes, a plumbing box 330, and an electrolyte tank 36. Plating process steps are similar to those described for the embodiment of Figs. 52A-52C.

Figs. 58A-58C are schematic views of a further embodiment of the apparatus for
15 plating a conductive film directly on substrate with barrier layer or thin seed layer on top in accordance with the present invention. The plating bath includes anode rod 1 placed in tube 109, and anode rings 2, and 3 placed between cylindrical walls 107 and 105, 103 and 101, respectively. Anode 1, 2, and 3 are powered by power supplies 13, 12, and 11,
20 respectively. The charge delivered by each of the power supplies in the plating process is monitored by charge meters 11A, 12A, and 13A, respectively. Electrolyte 34 is pumped by pump 33 to pass filter 32 and reach inlets of liquid mass flow controller (LMFCs) 21, 22, and 23. Then LMFCs 21, 22 and 23 deliver electrolyte at a set flow rate to sub-plating baths containing anodes 3, 2 and 1, respectively. After flowing through a gap
25 between wafer 31 and top of cylindrical walls, electrolyte is fed back to tank 36 through spaces between cylindrical wall 100 and 101, 103 and 105, and 107 and 109, respectively. A pressure leak valve 38 is placed between outlet of pump and electrolyte tank 36 to leak electrolyte back to tank 36 when LMFCs 21, 22, 23 are closed. Bath temperature is controlled by heater 42, temperature sensor 40, and heater controller 44.
30 A Wafer 31 chucked by wafer chuck 29 is connected to power supplies 11, 12 and 13. A mechanism 30 is used to rotate wafer 31 around z-axis at speed $\omega z1$, and oscillate wafer 31 in the x, y, and z direction. LMFC is an anti-acid or anti corrosion, and contamination free type mass flow controller. Filter 32 should filter particles larger than 0.05 or 0.1 μm

in order to obtain a low particle added plating process. Pump 33 should be anti-acid or anticorrosion, and contamination free pump. Cylindrical walls 100, 1001, 103, 105, 107 and 109 are made of electrically insulating materials. The materials are also anti-acid or anti-corrosion, and non-acid dissolving, metal free materials, such as Teflon, CPVC, PVDF, or Polypropylene.

16. Process steps for plating a conductive film directly on barrier layer or an ultra-thin seed layer.

Step1: Turn on power supply 11,

10 Step 2: Turn on LMFC 21 only, so that electrolyte only touches portion of wafer above anode 3. Positive metal ion will be plated onto the area portion of wafer 31 above anode 3.

Step 3: When the thickness of conductive film reaches the set-value or thickness, go to step 4 with power supply 11 and LMFC 21 on.

15 Step 4: Repeat steps 1 to 3 for anode 2 (LMFC 22, and power supply 12), go to step 5 with power supplies 11, 12, and LMFCs 21 22 on.

Step 5: Repeat step 4 for anode 1 (LMFC 23 and power supply 13). When film thickness on whole wafer reaches set-value, turn off all power supplies and LMFCs at the same time.

20

During the above plating process, power supplies can be operated at DC mode, or pulse mode, or DC pulse mixed mode. Fig. 59 shows each power supply on/off sequence during seed layer plating. After completion of step 3, the output voltage of power supply 11 can be reduced to a level such that no plating or deplating happens on the portion of wafer above anode 3. Also after completion of step 3, and 4, the output voltage of power supplies 11, 12 can be reduced to a level such that total charges delivered to anode 3, 2, and 1 during time T3, T2, and T1 meets the following requirement:

$$\begin{aligned} Q3 / (\text{area above anode 3}) &= \\ 30 \quad Q2 / (\text{area above anode 2}) &= \\ Q1 / (\text{area above anode 1}) &= \text{pre-set value} \end{aligned}$$

Where Q3 is total charge delivered to anode 3 during whole plating process, Q2 total charge delivered to anode 2, and Q1 total charge delivered to anode 1 during the whole plating process.

Charge monitors 11A, 12 A, and 13A are used as in-situ thickness monitor. For instance charge variations caused by fluctuation of any power supply can be feed back to a computer. The computer can correct the variation either by adjusting current delivered by the same power supply or adjusting the plating time.

5 An advantage of above process is that no deplating happens during whole plating process. Such deplating would cause additional thickness variation, and might cause corrosion to the plated film.

10 Figs. 60A-60B show another embodiment of apparatus for plating conductive film in accordance with the present invention. The embodiment of Figs. 60A-60B is similar to that of Figs. 58A-58B except that output of each channel is adapted by multi-small nozzles 800. Those nozzles will enhance the film uniformity.

15 Fig. 61 shows another embodiment of apparatus for plating conductive film in accordance with the present invention. Plating bath 88 is rotated by a mechanism means (not shown) to form a parabolic surface of electrolyte. Anode 804 is set inside of bath 88 and connected to power supply 806. Wafer chuck 29 is driven in x, y, and z movement, and is rotated around the z-axis.

17. Process steps for plating conductive film directly on barrier layer or ultra-thin seed layer.

20 Step1: Deliver electrolyte to bath 800;

Step2: Rotate bath 800 around z-axis at a speed of $\omega z2$ to form a parabolic surface on top of electrolyte;

Step 3: Turn on power supply 806;

25 Step 4: Move the chuck down at a certain speed until the whole wafer surface is touched by electrolyte. The rotation angle or tilting angle is in the range of 0 to 180 degrees. The speed of the chuck moving down determines initial film thickness distribution. This initial thickness distribution affects potential across the wafer during the succeeding plating.

30 Step 5, when the film reaches the pre-set value, turn off electrolyte pump, power supply, and driving means to drive bath 800.

During the above process, the chuck can be rotated around the z-axis to further enhance film uniformity. The rotation direction of the chuck is preferred to be opposite to that of bath 80.

5 Figs. 62 and 63 show another two embodiments of apparatus for plating
conductive film in accordance with the present invention. The embodiments of Figs. 62
and 63 are similar to that of Fig. 61 except that single anode is replaced by multi-anodes.
The height of insulating walls located at edge is higher than those located at center of
bath. The advantages of these two embodiments provide additional variables to control
film uniformity across wafer.

10 Figs. 64 and Fig. 65 show another two embodiments of apparatus for plating
conductive film in accordance with the present invention. The embodiments of Figs. 64
and 65 are similar to these of Figs. 62 and 63 except that the height of insulating walls
located from the center to the edge of the bath are the same.

Fig. 66 shows another embodiment of apparatus for plating conductive film in
15 accordance with the present invention. The embodiment of Fig. 66 is similar to that of
Fig. 61 except that chuck 29 can be rotated around the y axis or the x-axis so that only
peripheral part of wafer is contacted by electrolyte. The rotation angle or tilting angle is
in the range of 0 to 180 degrees.

20 18. Process steps for plating conductive film directly on barrier layer or ultra-thin seed
layer.

Step1: Deliver electrolyte to bath 800,

Step2: Rotate chuck 29 around y-axis at an angle θ_y ,

Step 3: Rotate chuck 29 around z-axis at a speed of $\omega z1$,

25 Step 4: Turn on power supply 806;

Step 5: Move chuck 29 down (z-axis) at a certain speed until the whole wafer surface is
contacted by electrolyte. The speed of chuck moving down determines initial film
thickness distribution. This initial thickness distribution affects potential across the wafer
during the succeeding plating.

30 Step 6: When the film reaches the pre-set value, turn off electrolyte pump, power supply,
and driving means to drive chuck 29.

During process step5, after wafer is fully contacted by electrolyte, the wafer chuck can be rotated around the y-axis to make it horizontal. This will enhance the film uniformity.

Fig. 67 and Fig. 68 show another two embodiments of apparatus for plating
5 conductive film in accordance with the present invention. The embodiments of Fig. 67 and Fig. 68 are similar to that of Fig. 66 except that a single anode is replaced by multi-anodes. The advantage of these two embodiments is that they provide additional variables to control film uniformity across wafer.

Fig. 69 shows another embodiment of apparatus for plating conductive film in
10 accordance with the present invention. The embodiment of Fig. 69 is a combination of those of Fig. 61 and Fig. 66. The advantage of this embodiment is to provide additional variable to control position of a wafer relative to the surface of the electrolyte.

15 19. Process steps for plating conductive film directly on barrier layer or ultra-thin seed layer.

Step1: Deliver electrolyte to bath 800,

Step2: Rotate chuck 29 around the y-axis at an angle θ_y ,

Step 3: Rotate chuck 29 around the z-axis at a speed of $\omega z1$,

20 Step 4: Rotate bath 800 around the z-axis at a speed of $\omega z2$ to form a parabolic surface on top of the electrolyte;

Step 5: Turn on power supply 806;

Step 6: Move chuck 29 down (z-axis) at a certain speed until the whole wafer surface is contacted by electrolyte. The speed of the chuck moving down determines initial film thickness distribution. This initial thickness distribution affects potential across the wafer
25 during the succeeding plating.

Step 7: When film reached the pre-set value, turn off electrolyte pump, power supply, and driving means to drive bath 800 and chuck 29.

During process step 6, after wafer is fully touched by electrolyte, the wafer chuck 29 can
30 be rotated around y-axis to make it horizontal. This will enhance the film uniformity.

Figs. 70 and 71 show another two embodiments of apparatus for plating conductive film in accordance with the present invention. The embodiments of Figs. 70 and 71 are similar to that of Fig. 69 except that the single anode is replaced by multiple

anodes. The advantage of these two embodiments is that they provide additional variables to control film uniformity across the wafer.

It should further be apparent to those skilled in the art that various changes in form and details of the invention as shown and described may be made. It is intended
5 that such changes be included within the spirit and scope of the claims appended hereto.

WHAT IS CLAIMED IS:

1. A method for plating a film to a desired thickness on a surface of a substrate, comprising:
 plating the film to the desired thickness on a first portion of the substrate surface;
5 and
 plating the film to the desired thickness on at least a second portion of the substrate surface to give a continuous film at the desired thickness on the substrate.
- 10 2. The method of claim 1 in which the desired thickness is for a continuous seed layer of the film on the substrate.
3. The method of claim 2, further comprising the step of:
 plating an additional thickness on the continuous seed layer to give a continuous film of a second uniform thickness greater than the desired thickness of the seed layer on
15 the substrate.
4. The method of claim 3 in which the film is plated on the first portion of the substrate by flowing an electrolyte on the first portion of the substrate surface and applying a plating current to plate the film on the first portion of the substrate until the
20 film reaches the desired thickness; repeating the electrolyte flowing and plating current flowing steps for at least the second portion of the substrate to plate the film on the second portion to the desired thickness; and flowing electrolyte to the first portion and at least the second portion of the substrate and applying plating current to at least the second portion until the second uniform thickness is obtained.
25
5. The method of claim 4 in which the film is plated on the first and second portions of the substrate by independently providing plating current to plating electrodes for the first and second portions.
- 30 6. The method of claim 5 in which the electrolyte is indepently flowed to the first and second portions of the substrate.
7. The method of claim 1 in which the film is plated on the first and the second portion of the substrate by flowing electrolyte on the first and the second portion of the

substrate at the same time, and applying plating current to plating electrodes for the first and second portions separately.

8. The method of claim 7 additionally comprising the step of providing a
5 sufficient current to the first portion of the substrate to prevent deplating after the film reaches the desired thickness on the first portion of the substrate while applying the plating current to the second portion of the substrate.

9. The method of claim 7 additionally comprising the step of providing a
10 sufficient plating voltage to the second portion of the substrate to prevent deplating while applying the plating current to the first portion of the substrate.

10. The method of claim 7 additionally comprising the step of moving the first
portion of the substrate out of the electrolyte after the film reaches the desired thickness
15 on the first portion of the substrate while applying the plating current to the second portion of substrate.

11. The method of claim 1 in which the film is plated on the first and the second
portion of the substrate by flowing electrolyte on the first portion of the substrate while
20 plating the film on the first portion of the substrate, and by flowing electrolyte to the first and second portion of the substrate at the same time while plating the film on the second portion of the substrate.

12. The method of claim 11 additionally comprising the step of providing a
25 sufficient plating voltage to the first portion of the substrate to prevent deplating after the film reaches the desired thickness on the first portion of the substrate while applying the plating current to the second portion of substrate.

13. The method of claim 1 in which the film is plated on the first and the second
30 portion of the substrate by only flowing electrolyte on the first portion of the substrate through moving a movable jet anode close to the first portion of substrate; and by only flowing electrolyte on the second portion of the substrate through moving a movable jet anode close to the second portion of the substrate.

14. The method of claim 1 additionally comprising the step of immersing the substrate surface into electrolyte, and the film is plated in the first and the second portion of the substrate by separately moving a movable jet anode close to the first portion of substrate and moving a movable jet anode close to the second portion of the substrate.

5

15. The method of claim 1 in which the film continues to be plated on the first portion of the substrate while the film is plated on the second portion of the substrate.

16. The method of claim 15 in which the film is plated on the first and the second
10 portion of the substrate by flowing electrolyte on the first portion of the substrate while plating the film on the first portion of the substrate, and by flowing electrolyte to the first and second portions of the substrate at the same time while plating the film on the first and the second portion of the substrate simultaneously.

17. The method of claim 16 in which the film is plated on the first and second
15 portions of the substrate to the desired thickness to give a continuous seed layer, further comprising the step of:
plating an additional thickness on the continuous seed layer to give a continuous film of a second uniform thickness greater than the desired thickness of the seed layer on the
20 substrate.

18. The method of claim 1 in which the film is plated on the first and the second
portion of the substrate by flowing electrolyte only on the first portion of the substrate while plating the film on the first portion of the substrate, and by flowing electrolyte to
25 the first and second portion of the substrate at the same time while plating the film on the second portion of the substrate.

19. The method of claim 18 additionally comprising the step of providing a
sufficient plating voltage to the first portion of the substrate to prevent deplating after the
30 film reaches the desired thickness on the first portion of the substrate while applying the plating current to the second portion of substrate.

20. The method of claim 19 in which the film is plated on the first and second portions of the substrate to the desired thickness to give a continuous seed layer, further comprising the step of:
plating an additional thickness on the continuous seed layer to give a continuous film of
5 a second uniform thickness greater than the desired thickness of the seed layer on the substrate.
21. The method of claim 1 in which the second portion of substrate is adjacent to the first portion of substrate.
- 10 22. The method of claim 1 in which the substrate is a semiconductor wafer.
23. The method of claim 22 in which the semiconductor wafer is a silicon wafer.
- 15 24. The method of claim 23 in which the silicon wafer includes a barrier layer on its top.
25. The method of claim 24 in which the barrier layer is titanium, titanium nitride, tantalum or tantalum nitride.
- 20 26. The method of claim 24 in which the semiconductor wafer further includes a seed layer on top of the barrier layer.
27. The method of claim 26 in which the seed layer is thicker proximate to a
25 peripheral area and thinner on an inner area of the semiconductor wafer.
28. The method of claim 22 in which the film comprises interconnects in integrated circuits on the semiconductor wafer.
- 30 29. The method of claim 28 in which the interconnects are in a damascene structure.
30. An apparatus for plating a film on a substrate, comprising:

a substrate holder for positioning the substrate for contact with a plating electrolyte;

at least one anode for supplying plating current to the substrate;

at least two flow controllers connected to supply electrolyte contacting the substrate;

a control system coupled to said at least one anode and said at least two flow controllers to provide electrolyte and plating current in combination to successive portions of the substrate to provide a continuous, uniform thickness film on the substrate by successive plating of the film on the portions of the substrate.

10

31. The apparatus of claim 30 in which said at least one anode comprises at least two anodes separated by an insulating wall enclosing each of the at least two anodes.

32. The apparatus of claim 31 in which the insulating wall of each anode is of the same height.

33. The apparatus of claim 31 in which the insulating wall of each anode is of a different height.

34. The apparatus of claim 31 in which the insulating wall of each anode proximate to a center of the substrate are higher than the insulating wall of each anode proximate to an edge of said substrate.

35. The apparatus of claim 31 in which the insulating wall of each anode proximate to a center of the substrate are lower than the insulating wall of each anode proximate to an edge of said substrate.

36. The apparatus of claim 31 in which the at least two flow controllers are separate valves for selectively supplying plating electrolyte to the portions of the substrate adjacent each of the at least two anodes, the apparatus additionally comprising at least one pump coupled to the separate valves.

37. The apparatus of claim 36 in which the at least one pump comprises two pumps.

38. The apparatus of claim 36 additionally comprising a pressure leak valve coupled to an outlet of the at least one pump.

5 39. The apparatus of claim 36 in which the valves are liquid mass flow control valves.

40. The apparatus of claim 31 in which the at least one control system is configured to selectively supply plating current to said at least two anodes.

10

41. The apparatus of claim 31 additionally comprising a plurality of electrolyte flow channels configured to supply the electrolyte to the successive portions of the substrate.

15 42. The apparatus of claim 41 in which each of said plurality of electrolyte flow channels has an inlet and a plurality of nozzles facing said substrate holder.

43. The apparatus of claim 41 in which two adjacent electrolyte flow channels comprises at least one electrolyte return path between the two adjacent electrolyte flow
20 channels.

44. The apparatus of claim 30 in which said substrate holder is movable up and down for adjusting a gap between said substrate and said anode.

25 45. The apparatus of claim 30 in which said substrate holder is oscillatable in a horizontal direction during plating.

46. The apparatus of claim 30 in which said substrate holder is rotatable around an axis vertical to substrate during the plating process.

30

47. The apparatus of claim 30 further comprising a temperature control device to maintain said electrolyte at a constant temperature during the plating process.

48. The apparatus of claim 30 further comprising a tank and a filter coupled to said at least two flow controllers for circulating electrolyte during the plating process.

49. The apparatus of claim 30 in which said control system comprises at least
5 two DC power supplies operable in constant current mode.

50. The apparatus of claim 30 in which said control system comprises at least two DC power supplies operable in constant voltage mode.

10 51. The apparatus of claim 50 in which the at least two DC power supplies operable in both a constant voltage mode and a constant current mode.

52. The apparatus of claim 30 in which said control system comprises at least
15 two pulse power supplies.

53. The apparatus of claim 52 in which the at least two pulse power supplies are operable in a bipolar pulse, modified sine-wave, unipolar pulse, pulse reverse, pulse-on-pulse or duplex pulse mode.

20 54. The apparatus of claim 52 in which said at least two pulse power supplies is operable in a phase shift mode.

55. The apparatus of claim 30 in which said control system comprises at least one charge monitor to measure thickness of film being plated.
25

56. The apparatus of claim 55 in which said control system includes software to control thickness uniformity of film being plated on the substrate based on thickness input from the at least one charge monitor.

30 57. The apparatus of claim 30 in which said at least one anode has a circular, elliptical or polygonal shape.

58. The apparatus of claim 57 in which the polygonal shape is a triangle, square, rectangle or pentagon.

59. The apparatus of claim 57 in which said anode comprises at least two sub-anodes positioned to form the circular, elliptical or polygonal shape.

5 60. The apparatus of claim 59 in which the sub-anodes are electrically isolated from each other.

61. The apparatus of claim 30 in which said control system further includes a logic table to check continuity of the film after successive plating of the film on the
10 portions of the substrate.

62. The apparatus of claim 30 additionally comprising a plurality of electrolyte flow channels and in which said at least two flow controllers each comprise a valve and an outlet from one of said plurality of electrolyte flow channels.

15

63. The apparatus of claim 62 in which each valve and outlet is radially positioned relative to a center of the substrate.

64. The apparatus of claim 62 in which said plurality of flow controllers each
20 further comprises a liquid mass flow controller and a pump, and said control system is configured to turn off the valve of one of the flow controllers while plating film on the portion of said substrate above the outlet of the flow channel controlled by the one of the flow controllers.

25 65. The apparatus of claim 62 in which said at least one anode is a single electrode.

66. The apparatus of claim 62 in which said at least one anode comprises at least two electrically connected electrodes connected electrically, each of the electrodes being
30 in a different one of the plurality of electrolyte flow channels.

67. An apparatus for plating a film on a substrate, comprising:
a substrate holder for positioning the substrate for contact with a plating electrolyte;

at least two anodes for supplying plating current to the substrate;
at least one flow controller for controlling electrolyte contacting the substrate;
at least one control system coupled to said at least one anode and said at least one
flow controller to provide electrolyte and plating current in combination to successive
5 portions of the substrate to provide a continuous, uniform thickness film on the substrate
by successive plating of the film on the portions of the substrate.

68. The apparatus of claim 67 in which said at least two anodes are separated by
an insulating wall enclosing each of the at least two anodes.

10

69. The apparatus of claim 67 in which the at least one control system is
configured to selectively supply plating current to said at least two anodes.

70. The apparatus of claim 67 additionally comprising a plurality of electrolyte
15 flow channels configured to supply the electrolyte to the successive portions of the
substrate.

71. The apparatus of claim 70 in which each of said plurality of electrolyte flow
channels has a plurality of nozzles facing said substrate holder.

20

72. The apparatus of claim 67 in which the at least one flow controller is at least
one mass flow controller.

73. An apparatus for plating a film on a substrate, comprising:
25 a substrate holder for positioning the substrate for contact with a plating
electrolyte;

at least one anode for supplying plating current to the substrate;

at least one flow controller for controlling electrolyte contacting the substrate
said at least one flow controller comprising at least three cylindrical walls, a first of the
30 cylindrical walls positioned under a center portion of the substrate extending upward
closer to the substrate than a second one of the cylindrical walls positioned under a
second portion of the substrate peripheral to the center portion;

a drive mechanism coupled to said substrate holder to drive said substrate holder
up and down to control one or more portions of the substrate contacting the electrolyte;

at least one control system coupled to said at least one anode and said at least one flow controller to provide electrolyte and plating current in combination to successive portions of the substrate to provide a continuous, uniform thickness film on the substrate by successive plating of the film on the portions of the substrate.

5

74. An apparatus for plating a film on a substrate, comprising:

a substrate holder for positioning the substrate for contact with a plating electrolyte;

at least one anode for supplying plating current to the substrate;

10 a flow controller for controlling electrolyte contacting the substrate, said at least one flow controller comprising at least three cylindrical walls movable upward toward the substrate and downward away from the substrate, to adjust a gap between the substrate and each of the cylindrical walls to control one or more portions of the substrate contacting the electrolyte;

15 at least one control system coupled to said at least one anode and said flow controller to provide electrolyte and plating current in combination to successive portions of the substrate to provide a continuous, uniform thickness film on the substrate by successive plating of the film on the portions of the substrate.

20 75. The apparatus of claim 74 in which said at least one anode comprises at least two anodes.

76. The apparatus of claim 75 in which said flow controller additionally comprises at least two valves for controlling flow of electrolyte to different portions of
25 the substrate.

77. An apparatus for plating a film on a substrate, comprising:

a substrate holder for positioning the substrate above an electrolyte surface;

30 at least one movable jet anode for supplying plating current and electrolyte to the substrate, said movable jet anode being movable in a direction parallel to the substrate surface;

at least one flow controller for controlling electrolyte flowing through said movable jet anode;

at least one control system coupled to said movable jet anode and said flow controller to provide electrolyte and plating current in combination to successive portions of the substrate to provide a continuous, uniform thickness film on the substrate by successive plating of the film on the portions of the substrate.

5

78. The apparatus of claim 77 in which said substrate holder is rotatable around an axis perpendicular to the substrate.

79. The apparatus of claim 77 in which said substrate holder is movable into the electrolyte to immerse the substrate completely into the electrolyte and movable away from the electrolyte.

10

80. The apparatus of claim 77 in which said moveable jet anode comprises one anode and an electrolyte flow nozzle enclosing the anode.

15

81. The apparatus of claim 80 in which said movable jet anode further comprises a second electrode outside of and positioned around the nozzle.

82. The apparatus of claim 81 in which said movable jet anode further comprises an insulating wall positioned around the second electrode, and a third electrode positioned around the insulating wall.

20

83. The apparatus of claim 77 in which said movable jet anode is movable in a straight path parallel to the substrate.

25

84. The apparatus of claim 77 in which said movable jet anode is movable in a curved path parallel to the substrate.

85. The apparatus of claim 84 in which the curved path is a spiral path.

30

86. An apparatus for plating a film on a substrate, comprising:
a substrate holder for positioning the substrate in a body of electrolyte;

at least one movable jet anode for supplying plating current and electrolyte to the substrate, said movable jet anode being movable in a direction parallel to the substrate surface;

5 a flow controller for controlling electrolyte flowing through said movable jet anode;

at least one control system coupled to said movable jet anode and said flow controller to provide electrolyte and plating current in combination to successive portions of the substrate to provide a continuous, uniform thickness film on the substrate by successive plating of the film on the portions of the substrate.

10

87. The apparatus of claim 86 in which said movable jet anode is movable in a straight path parallel to the substrate.

15 88. The apparatus of claim 86 in which said movable jet anode is movable in a curved path parallel to the substrate.

89. The apparatus of claim 88 in which the curved path is a spiral path.

20 90. The apparatus of claim 86 in which the substrate is positioned horizontally, adjacent to and under said movable jet anode.

91. The apparatus of claim 86 in which the substrate is placed vertically adjacent to said movable jet anode.

25

92. An apparatus for plating a film on a substrate, comprising:

a substrate holder for positioning the substrate above an electrolyte surface;

a first drive mechanism coupled to said substrate holder to move said substrate holder toward and away from the electrolyte surface to control a portion of a surface of the substrate contacting the electrolyte;

30

a bath for the electrolyte;

at least one anode mounted in said bath;

a second drive mechanism coupled to said bath to rotate said bath around a vertical axis to form a substantially parabolic shape of the electrolyte surface;

a control system coupled to said first and second drive mechanisms and to said at least one anode to provide electrolyte and plating current in combination to successive portions of the substrate to provide a continuous, uniform thickness film on the substrate by successive plating of the film on the portions of the substrate.

5

93. The apparatus of claim 92 further comprising at least one flow controller to supply fresh electrolyte during plating.

94. The apparatus of claim 92 in which said at least one anode comprises a plurality of anodes.

10

95. The apparatus of claim 92 further comprising a third drive mechanism coupled to said substrate holder to rotate said substrate holder around an axis vertical to the surface of the substrate.

15

96. An apparatus for plating a film on a substrate, comprising:

a substrate holder for positioning the substrate above an electrolyte surface;

a first drive mechanism coupled to said substrate holder to move said substrate holder toward and away from the electrolyte surface to control a portion of a surface of the substrate contacting the electrolyte;

20

a second drive mechanism coupled to said substrate holder to rotate said substrate holder around an axis vertical to the surface of the substrate;

a third drive mechanism coupled to said substrate holder to tilt said substrate holder with respect to the electrolyte surface;

25

a bath for the electrolyte;

at least one anode mounted in said bath;

a control system coupled to said first, second and third drive mechanisms and to said at least one anode to provide electrolyte and plating current in combination to successive portions of the substrate to provide a continuous, uniform thickness film on the substrate by successive plating of the film on the portions of the substrate.

30

97. The apparatus of claim 96 further comprising at least one flow controller to supply fresh electrolyte during plating.

98. The apparatus of claim 96 in which said at least one anode comprises a plurality of anodes.

99. The apparatus of claim 96 in which the third drive mechanism is configured
5 to tilt the substrate holder in a tilting angle from about 0 to 180 degrees.

100. The apparatus of claim 96 additionally comprising:
a fourth drive mechanism coupled to said bath to rotate said bath around a
vertical axis to form a substantially parabolic shape of the electrolyte surface.

10

101. A method for plating a film to a desired thickness on a surface of a substrate, comprising:

providing a plurality of stacked plating modules and a substrate transferring mechanism;

15 picking up a substrate from a substrate holder with the substrate transferring mechanism;

loading the substrate into a first one of stacked plating modules with the substrate transferring mechanism;

plating a film on the substrate in the first the one of the stacked plating modules;

20 returning the substrate to said substrate holder with the substrate transferring mechanism.

102. The method of claim 101, further comprising the step of:

after plating the film on the substrate, drying the substrate by at least one of
25 spinning the substrate or directing drying gas onto the substrate.

103. The method of claim 101 in which at least a second one of the plurality of plating modules is a cleaning module, further comprising the steps of:

after plating, picking up the substrate with the substrate transferring mechanism
30 from the first one of the stacked plating modules;

placing the substrate into the second one of stacked plating modules for cleaning;

cleaning the substrate in the second one of the stacked plating modules; and

drying the substrate in the second one of the stacked plating modules.

104. An automated tool for plating a film on a substrate, comprising:
at least two plating baths positioned in a stacked relationship;
at least one substrate holder;
a substrate transferring mechanism;
5 a frame supporting said plating baths, said substrate holder and said substrate transferring mechanism; and
a control system coupled to said substrate transferring mechanism, substrate holder and said plating baths to continuously perform uniform film deposition on a plurality of the substrates.

10

105. The automated tool of claim 104 further comprising:
at least two cleaning modules positioned in a stacked relationship with said at least two plating baths.

15



106. The automated tool of claim 104 in which the substrate transferring mechanism includes a telescoping member movable in x, y and z axes.

107. The automated tool of claim 104 in which said substrate transferring mechanism is mounted on a bottom portion of said frame.

20

108. The automated tool of claim 104 in which said substrate transferring mechanism is mounted on a top portion of said frame.

109. The automated tool of claim 104 further comprising at least a second set of
25 plating baths positioned in a stacked relationship and at least two additional cleaning modules positioned in a stacked relationship with said second set of plating baths.



2/65






Fig. 2






Fig. 4 B

Fig. 4 A




Fig. 5




Fig. 6 A Large Ratio of t_e/t_p




Fig. 6 B Small Ratio of t_e/t_p




Fig. 7




Fig. 8




Fig. 9 A




Fig. 9 B




Fig. 9 C




Fig. 9 D

10/65





Fig. 10

11/65

**Fig. 11**




Fig.12




Fig. 13 B








Fig. 13 A








Fig. 17




Fig. 18 B




Fig. 18 A

19/65




Fig. 19 B




Fig. 19 A

20/65

Fig. 20 A





Fig. 20 B






Fig. 21 A




Fig. 21 B

22/65




Fig. 22 B




Fig. 22 A




Fig. 23B






Fig. 23 A






Fig. 25C




Fig. 25 B





Fig. 25 A






Fig. 27




Fig. 28




Fig. 29C




Fig. 29B








Fig. 29A

29/65












Fig. 34 A




Fig. 34 B




Fig. 34 C




Fig. 34 D




Fig. 35




Fig. 36 B




Fig. 36 D




Fig. 36 A




Fig. 36 C







Fig. 37 B









Fig. 39






Fig. 42 B




Fig. 42 A




Fig. 43




Fig. 44




Fig. 45 B




Fig. 45 A




Fig. 46 B

Fig. 46 A




Fig. 48 B





Fig. 48 A






Fig. 49 B

Fig. 49 A




Fig. 50







Fig. 51






Fig. 53

53/65




Fig. 54 A




Fig. 54 C




Fig. 54 B




Fig. 56




Fig. 55




Fig. 57 A




Fig. 57 B






Fig. 57 C






Fig. 59




Fig. 60 B




Fig. 60 A

59/65




Fig. 61




Fig. 62




Fig. 63




Fig. 64




Fig. 65




Fig. 66

Fig. 67





Fig. 68






Fig. 69




Fig. 70




Fig. 71